MC68HC908GP32CFB Freescale Semiconductor, MC68HC908GP32CFB Datasheet - Page 124

no-image

MC68HC908GP32CFB

Manufacturer Part Number
MC68HC908GP32CFB
Description
IC MCU 8MHZ 32K FLASH 44-QFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC68HC908GP32CFB

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI, SPI
Peripherals
LVD, POR, PWM
Number Of I /o
33
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-QFP
For Use With
M68EVB908GP32 - BOARD EVALUATION FOR HC908GP32
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908GP32CFB
Manufacturer:
ON
Quantity:
11
Part Number:
MC68HC908GP32CFB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908GP32CFB
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC908GP32CFBE
Manufacturer:
GAIA
Quantity:
5
Part Number:
MC68HC908GP32CFBR2
Manufacturer:
FREESCALE
Quantity:
69
Clock Generator Module (CGMC)
Technical Data
122
NOTES:
Addr.
$003A
$003B
$0036
$0037
$0038
$0039
1. When AUTO = 0, PLLIE is forced clear and is read-only.
2. When AUTO = 0, PLLF and LOCK read as clear.
3. When AUTO = 1, ACQ is read-only.
4. When PLLON = 0 or VRS7:VRS0 = $0, BCS is forced clear and is read-only.
5. When PLLON = 1, the PLL programming register is read-only.
6. When BCS = 1, PLLON is forced set and is read-only.
PLL Multiplier Select High
PLL Multiplier Select Low
PLL VCO Range Select
PLL Bandwidth Control
Register Name
PLL Reference Divider
PLL Control Register
Select Register
Register
(PBWC)
Register
Register
Register
(PMSH)
(PMRS)
(PMDS)
(PMSL)
(PCTL)
Figure 7-3
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Read:
Write:
Figure 7-3. CGMC I/O Register Summary
PLL VCO range select register (PMRS)
(See
PLL reference divider select register (PMDS)
(See
PLLIE
AUTO
MUL7
Bit 7
VRS7
0
0
0
0
0
0
0
0
Clock Generator Module (CGMC)
is a summary of the CGMC registers.
7.6.5 PLL VCO Range Select
7.6.6 PLL Reference Divider Select
= Unimplemented
LOCK
MUL6
VRS6
PLLF
6
0
0
0
0
1
1
0
0
PLLON
MUL5
VRS5
ACQ
5
1
0
0
0
0
0
0
0
MUL4
VRS4
MC68HC908GP32
BCS
4
R
0
0
0
0
0
0
0
0
0
= Reserved
MUL11
PRE1
MUL3
VRS3
RDS3
3
0
0
0
0
0
0
0
Register.)
MUL10
MUL2
VRS2
RDS2
MC68HC08GP32
PRE0
Register.)
2
0
0
0
0
0
0
0
VPR1
MUL9
MUL1
VRS1
RDS1
1
0
0
0
0
0
0
0
MOTOROLA
Bit 0
MUL8
MUL0
RDS0
VPR0
VRS0
Rev. 6
R
0
0
0
0
0
1

Related parts for MC68HC908GP32CFB