SAF-XC164LM-4F40F AA Infineon Technologies, SAF-XC164LM-4F40F AA Datasheet - Page 26
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
SAF-XC164LM-4F40F AA
Manufacturer Part Number
SAF-XC164LM-4F40F AA
Description
IC MCU 16BIT 32KB FLASH TQFP64-8
Manufacturer
Infineon Technologies
Series
XC16xr
Datasheet
1.SAF-XC164LM-16F40F_BA.pdf
(61 pages)
Specifications of SAF-XC164LM-4F40F AA
Core Processor
C166SV2
Core Size
16-Bit
Speed
40MHz
Connectivity
SPI, UART/USART
Peripherals
PWM, WDT
Number Of I /o
47
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 2.7 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-LFQFP
Packages
PG-LQFP-64
Max Clock Frequency
40.0 MHz
Sram (incl. Cache)
4.0 KByte
Program Memory
32.0 KByte
For Use With
MCBX167-NET - BOARD EVAL INFINEON CAN/ETHRNTMCBXC167-BASIC - BOARD EVAL BASIC INFINEON XC16X
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Other names
SAF-XC164LM-4F40FAACT
SAF-XC164LM-4F40FAACT
SAF-XC164LM-4F40FAAINCT
SAF-XC164LM-4F40FAACT
SAF-XC164LM-4F40FAAINCT
XC164LM
Derivatives
Functional Description
3.4
On-Chip Debug Support (OCDS)
The On-Chip Debug Support system provides a broad range of debug and emulation
features built into the XC164LM. The user software running on the XC164LM can thus
be debugged within the target system environment.
The OCDS is controlled by an external debugging device via the debug interface,
consisting of the IEEE-1149-conforming JTAG port and a break interface. The debugger
controls the OCDS via a set of dedicated registers accessible via the JTAG interface.
Additionally, the OCDS system can be controlled by the CPU, e.g. by a monitor program.
An injection interface allows the execution of OCDS-generated instructions by the CPU.
Multiple breakpoints can be triggered by on-chip hardware, by software, or by an
external trigger input. Single stepping is supported as well as the injection of arbitrary
instructions and read/write access to the complete internal address space. A breakpoint
trigger can be answered with a CPU-halt, a monitor call, a data transfer, or/and the
activation of an external signal.
Tracing data can be obtained via the JTAG interface.
The debug interface uses a set of 6 interface signals (4 JTAG lines, 2 break lines) to
communicate with external circuitry. These interface signals are realized as alternate
functions on Port 3 pins.
Data Sheet
24
V1.2, 2007-03