SAK-C161JC-LF CA Infineon Technologies, SAK-C161JC-LF CA Datasheet - Page 83
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
SAK-C161JC-LF CA
Manufacturer Part Number
SAK-C161JC-LF CA
Description
IC MCU 16BIT 256KB TQFP-128-2
Manufacturer
Infineon Technologies
Series
C16xxr
Datasheet
1.SAK-C161CS-LF_CA.pdf
(89 pages)
Specifications of SAK-C161JC-LF CA
Core Processor
C166
Core Size
16-Bit
Speed
25MHz
Connectivity
CAN, EBI/EMI, I²C, SLDM, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
93
Program Memory Type
ROMless
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
128-LFQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Other names
SAKC161JCLFCA
SP000057699
SP000057699
AC Characteristics
CLKOUT and READY
(Operating Conditions apply)
Parameter
CLKOUT cycle time
CLKOUT high time
CLKOUT low time
CLKOUT rise time
CLKOUT fall time
CLKOUT rising edge to
ALE falling edge
Synchronous READY
setup time to CLKOUT
Synchronous READY
hold time after CLKOUT
Asynchronous READY
low time
Asynchronous READY
setup time
Asynchronous READY
hold time
Async. READY hold time
after RD, WR high
(Demultiplexed Bus)
1)
2)
Data Sheet
These timings are given for test purposes only, in order to assure recognition at a specific clock edge.
Demultiplexed bus is the worst case. For multiplexed bus 2TCL are to be added to the maximum values. This
adds even more time for deactivating READY.
The 2
The maximum limit for
t
A
and
1)
1)
t
C
refer to the next following bus cycle,
t
2)
60
must be fulfilled if the next following bus cycle is READY controlled.
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
29
30
31
32
33
34
35
36
37
58
59
60
CC 40
CC 14
CC 10
CC –
CC –
CC 0 +
SR 14
SR 4
SR 54
SR 14
SR 4
SR 0
min.
Max. CPU Clock
t
= 25 MHz
A
79
t
F
refers to the current bus cycle.
max.
40
–
–
4
4
10 +
–
–
–
–
–
0
+ 2
t
+
C
t
F
t
2)
A
t
A
+
1 / 2TCL = 1 to 25 MHz
min.
2TCL
TCL - 6
TCL - 10
–
–
0 +
14
4
2TCL +
14
4
0
Variable CPU Clock
t
A
t
C161CS/JC/JI-32R
58
C161CS/JC/JI-L
–
–
TCL - 20
max.
2TCL
4
4
10 +
–
–
–
–
–
+ 2
+
t
F
t
2)
A
V3.0, 2001-01
t
A
+
t
C
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns