XRP7714ILB-F Exar Corporation, XRP7714ILB-F Datasheet - Page 15

• Manufacturer Part Number: XRP7714ILB-F
• Description: IC CTRLR PWM/LDO STP-DWN 40TQFN
• Manufacturer: Exar Corporation
• Type: Step-Down (Buck)r

Specifications of XRP7714ILB-F

• Number Of Outputs: 4
• Package / Case: 40-WFQFN Exposed Pad
• Internal Switch(s): No
• Synchronous Rectifier: Yes
• Voltage - Output: 0.9 ~ 5.1 V
• Frequency - Switching: 300kHz ~ 1.5MHz
• Voltage - Input: 4.75 ~ 25 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Switching Frequency: 300 KHz
• Operating Supply Voltage: 4.75 V to 25 V
• Supply Current: 28 mA to 50 mA
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Output Voltage: 0.9 V to 5.1 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 1016-1350 - EVAL BAORD FOR XRP77141016-1344 - IN-SOCKET PROG BRD VIA USB/GUI
• Current - Output: -
• Power - Output: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 1016-1351

When an under voltage fault condition occurs (either on VIN1 or VIN2), the fault flag register is set
and all of the XRP7714 outputs are shut down. The measured input voltages can be read back
using the READ_VIN1 or READ_VIN2 register, and both registers have a resolution of 100mV per
LSB. When the UVLO condition clears (voltage rises above the UVLO Warning Threshold), the chip
can be configured to automatically restart.
This is a multi-function pin that provides power to both the Standby Linear Regulator and internal
linear regulators to generate VCCA, VDD, and the Standby LDO (LDOUT).
It is also used as a UVLO detection pin. If Vin1 falls below its user programmed limit, all channels
are shut down.
VIN2 is required to be tied to VIN1 pin. It can be used as a UVLO detection pin. If VIN2 falls below
its user programmed limit, all channels are shut down.
This register allows the user to read back the temperature of the IC. The temperature is expressed
in Kelvin with a maximum range of 520K, a minimum of 200K, and an LSB of 5 degrees K. The
temperature can be accessed by reading the READ_VTJ register.
There are also warning and fault flags that get set in the READ_OVV_UVLO_OVT_FLAG register.
The warning threshold is configurable to 5 or 10 Degrees C below the fault threshold. When the
junction temperature reaches 5 or 10 Degrees C below the user defined set point, the over-
temperature warning bit [OTPW] gets set in the READ_OVV_UVLO_OVT_FLAG register to warn the
user that the IC might go into an over temperature condition (and shutdown all of the regulators).
If the over temperature condition occurs both the OTP and OTPW bits will be set in the
READ_OVV_UVLO_OVT_FLAG register and the IC will shut down all channels (but I
operational). The actual over temperature threshold can be set by the user by using a 7bit
SET_THERMAL_SHDN register with an LSB of 5K.
If the over temperature fault condition clears, then the IC can be set to restart the chip
automatically. The restart temperature threshold can be set by the SET_THERMAL_RESTART
register.
O
The Output Voltage setting is controlled by the SET_VOUT_TARGET_CHx register. This register
allows the user to set the output voltage with a resolution of 50mV for output voltages between 0
and 2.5V and with a resolution of 100mV for output voltages between 2.6V and 5.1V. Output
voltages higher than 5.1V can be achieved by adding an external voltage divider network. The
output voltage of a particular channel can be read back using the READ_VOUTx register.
Per the equation below, for values between 0.9V and 5.1V the output voltage is equal to the binary
number stored in the SET_VOUT_TARGET_CHx register multiplied by 50mV. When programming an
© 2010 Exar Corporation
VIN1
VIN2
Temperature Monitoring and Over Temperature Protection (OTP)
Output Voltage from 0.9V to 5.1V
UTPUT
•
•
•
Reading the junction temperature
Over Temperature Warning
Over Temperature Fault
V
OLTAGE
S
ETTING AND
M
Q
Q
ONITORING
u
u
a
a
d
d
C
C
h
h
a
a
15/27
n
n
n
n
e
e
l
l
D
D
i
i
g
g
i
i
t
t
a
a
l
l
P
P
W
W
M
M
S
S
t
t
e
e
p
p
D
D
o
o
w
w
n
n
X
2
X
C will remain
C
C
R
R
o
o
n
P
n
P
Rev. 1.1.3
t
t
7
7
r
r
o
7
o
7
l
l
1
1
l
l
e
e
4
4
r
r