STEVAL-IHM029V1 STMicroelectronics, STEVAL-IHM029V1 Datasheet - Page 106

• Manufacturer Part Number: STEVAL-IHM029V1
• Description: BOARD DEMO MOTOR CTRL VIPER16L
• Manufacturer: STMicroelectronics
• Series: VIPer™ plusr
• Type: Other Power Managementr

Specifications of STEVAL-IHM029V1

• Main Purpose: Power Management, Motor Control
• Embedded: Yes, MCU, 8-Bit
• Utilized Ic / Part: STM8S103F2, T1235H
• Primary Attributes: Universal Motor Control, 90 ~ 265 VAC Input, 2000 W Output
• Secondary Attributes: LED Status Indicators
• Operating Supply Voltage: 90 V to 265 V
• Product: Power Management Development Tools
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: STM8S103F2
• Other names: 497-10752

Ordering information
106/113
OPT3 watchdog
OPT4 wakeup
OPT5 crystal oscillator stabilization HSECNT (check only one option)
[ ] 2048 HSE cycles
[ ] 128 HSE cycles
[ ] 8 HSE cycles
[ ] 0.5 HSE cycles
OPT6 is reserved
WWDG_HALT
(check only one option)
WWDG_HW
(check only one option)
IWDG_HW
(check only one option)
LSI_EN
(check only one option)
HSITRIM
(check only one option)
PRSC
(check only one option)
CKAWUSEL
(check only one option)
EXTCLK
(check only one option)
Comments:
Supply operating range
in the application:
Notes:
...........................................................................................................
...........................................................................................................
...........................................................................................................
DocID15441 Rev 6
[ ] for 16 MHz to 128 kHz prescaler
[ ] for 8 MHz to 128 kHz prescaler
[ ] for 4 MHz to 128 kHz prescaler
[ ] LSI clock source selected for AWU
[ ] HSE clock with prescaler selected as clock source for
for AWU
[ ] External crystal connected to OSCIN/OSCOUT
[ ] External clock signal on OSCIN
[ ] 0: No reset generated on halt if WWDG active
[ ] 1: Reset generated on halt if WWDG active
[ ] 0: WWDG activated by software
[ ] 1: WWDG activated by hardware
[ ] 0: IWDG activated by software
[ ] 1: IWDG activated by hardware
[ ] 0: LSI clock is not available as CPU clock source
[ ] 1: LSI clock is available as CPU clock source
[ ] 0: 3-bit trimming supported in CLK_HSITRIMR register
[ ] 1: 4-bit trimming supported in CLK_HSITRIMR register
STM8S103K3 STM8S103F3 STM8S103F2