1321XEVK Freescale Semiconductor, 1321XEVK Datasheet - Page 7

• Manufacturer Part Number: 1321XEVK
• Description: KIT EVALUATION FOR 1321X
• Manufacturer: Freescale Semiconductor
• Type: Zigbeer

Specifications of 1321XEVK

• Frequency: 2.4GHz
• Wireless Frequency: 2.4 GHz
• Modulation: DSSS OQPSK
• Security: 128 bit AES
• Operating Voltage: 2 VDC to 3.4 VDC
• Operating Temperature Range: - 40 C to + 85 C
• For Use With/related Products: MC1321x
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

1.6
Figure 1
1.7
The MC321x device allows for a wide array of system clock configurations:
Freescale Semiconductor
RIN_M(PAO_M)
RIN_P(PAO_P)
•
•
•
•
•
•
•
•
•
•
PAO_M
PAO_P
Provides a mechanism for secured key generation
Specifies various power saving modes
Provides a simple mechanism to pair devices (such as a remote to a TV)
Ensures only authorized devices are able to communicate (a user’s remote will not turn their
neighbor's TV on or off)
Pins are provided for a separate external clock source for the CPU. The external clock source can
by derived from a crystal oscillator or from an external clock source
Pins are provided for a 16 MHz crystal for the modem clock source (required)
The modem crystal oscillator frequency can be trimmed through programming to maintain the tight
tolerances required by the 802.15.4 Standard
The modem provides a CLKO programmable frequency clock output that can be used as an
external source to the CPU. As a result, a single crystal system clock solution is possible
Out of reset, the MCU uses an internally generated clock (approximately 8-MHz) for start-up. This
allows recovery from stop or reset without a long crystal start-up delay
The MCU contains an internal clock generator (which can be trimmed) that can be used to run the
MCU for low power operation. This internal reference is approximately 243 kHz
shows a simplified block diagram of the MC1321x solution.
System Block Diagram
System Clock Configuration
Transmit/Receiv e
Sw itch
Pow er Management
Figure 1. MC1321x System Level Block Diagram
IRQ Arbiter
MC13211/212/213 Technical Data, Rev. 1.8
Analog Transmitter
Analog Receiv er
Buffer RAM
Frequency
Generator
Voltage Regulators
RAM Arbiter
802.15.4 Modem
Digital Control
RFIC Timers
Logic
Low Voltage Detect
Key board Interrupt
Flash Memory
Internal Clock
HCS08 CPU
1-4 KB RAM
Dedicated
Generator
16-60 KB
SPI
HCS08 MCU
Debug Module
1 Channel & 4
Channel 16-bit
Up to 32 GPIO
Background
10 Bit ADC
8 Channel
2x SCI
Timers
COP
I
2
C
7