DAC1405D750HW/C1,551 NXP Semiconductors, DAC1405D750HW/C1,551 Datasheet - Page 17

• Manufacturer Part Number: DAC1405D750HW/C1,551
• Description: DAC (D/A Converters) Dual 14BtDAC 750Msps 4xand 8xnterpolating
• Manufacturer: NXP Semiconductors

Specifications of DAC1405D750HW/C1,551

• Number Of Dac Outputs: 4
• Conversion Rate: 650 MSPS
• Resolution: 14 bit
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 3 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Maximum Power Dissipation: 0.53 W
• Minimum Operating Temperature: - 40 C
• Supply Current: 5 mA
• Number Of Converters: 2
• Settling Time: 20 ns
• Package / Case: HTQFP-100
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 935290796551

NXP Semiconductors
DAC1405D650
Product data sheet
10.2.4 Registers detailed description
Please refer to
tables, all the values emphasized in bold are the default values.
Table 10.
Default settings are shown highlighted.
Table 11.
Default settings are shown highlighted.
Bit
7
6
5
3
2
1
0
Bit
7
6
5
Symbol
NCO_ON
NCO_LP_SEL
INV_SIN_SEL
3W_SPI
SPI_RST
CLK_SEL
MODE_SEL
CODING
IC_PD
GAP_PD
Symbol
COMMon register (address 00h) bit description
TXCFG register (address 01h) bit description
Table 9
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 10 September 2010
for a register overview and their default values. In the following
Dual 14-bit DAC, up to 650 Msps; 2×, 4× and 8× interpolating
Access Value Description
R/W
R/W
R/W
R/W
R/W
Access Value Description
R/W
R/W
R/W
R/W
R/W
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
x / (sin x) function
NCO
low-power NCO
disabled (the NCO phase is reset to 0)
enabled
disabled
NCO frequency and phase given by the five
MSBs of the registers 06h and 08h respectively
disabled
enabled
serial interface bus type
serial interface reset
data input latch
input data mode
coding
power-down
internal bandgap power-down
4 wire SPI
3 wire SPI
no reset
performs a reset on all registers except 0x00
at CLK rising edge
at CLK falling edge
dual port
interleaved
binary
two’s compliment
disabled
all circuits (digital and analog, except SPI)
are switched off
power-down disabled
internal bandgap references are switched off
DAC1405D650
© NXP B.V. 2010. All rights reserved.
17 of 45