LC4064ZE-5TN100C Lattice, LC4064ZE-5TN100C Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LC4064ZE-5TN100C
Manufacturer Part Number
LC4064ZE-5TN100C
Description
CPLD - Complex Programmable Logic Devices 64MC 64 I/O Ultra Low Power 1.8V
Manufacturer
Lattice
Series
ispMACH®r
Datasheet
1.LC4064ZE-5TN100C.pdf
(60 pages)
Specifications of LC4064ZE-5TN100C
Memory Type
EEPROM
Number Of Macrocells
64
Maximum Operating Frequency
277.78 MHz
Delay Time
5.8 ns
Number Of Programmable I/os
64
Operating Supply Voltage
1.8 V
Supply Current
0.08 mA
Maximum Operating Temperature
+ 90 C
Minimum Operating Temperature
0 C
Package / Case
TQFP-100
Mounting Style
SMD/SMT
Supply Voltage (max)
1.9 V
Supply Voltage (min)
1.7 V
Programmable Type
CPLD
Voltage - Input
1.7 V ~ 1.9 V
Speed
5.8ns
Mounting Type
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LC4064ZE-5TN100C
Manufacturer:
Lattice
Quantity:
25
Company:
Part Number:
LC4064ZE-5TN100C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LC4064ZE-5TN100C-7I
Manufacturer:
LATTICE
Quantity:
5
Part Number:
LC4064ZE-5TN100CA1L
Manufacturer:
LATTCE
Quantity:
20 000
Lattice Semiconductor
Clock Enable Multiplexer
Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the fol-
lowing four sources:
Initialization Control
The ispMACH 4000ZE family architecture accommodates both block-level and macrocell-level set and reset capa-
bility. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macro-
cell level, two product terms can be “stolen” from the cluster associated with a macrocell to be used for set/reset
functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, pro-
viding flexibility.
Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a
known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level
initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a
signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-
up. To guarantee initialization values, the V
delay time has elapsed.
GLB Clock Generator
Each ispMACH 4000ZE device has up to four clock pins that are also routed to the GRP to be used as inputs.
These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock sig-
nals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations
of the true and complement edges of the global clock signals.
Figure 6. GLB Clock Generator
• Block CLK2
• Block CLK3
• PT Clock
• PT Clock Inverted
• Shared PT Clock
• Ground
• PT Initialization/CE
• PT Initialization/CE Inverted
• Shared PT Clock
• Logic High
CLK0
CLK1
CLK2
CLK3
CC
rise must be monotonic, and the clock must be inactive until the reset
7
ispMACH 4000ZE Family Data Sheet
Block CLK0
Block CLK1
Block CLK2
Block CLK3