LFXP10E-3FN256I Lattice, LFXP10E-3FN256I Datasheet - Page 108
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFXP10E-3FN256I
Manufacturer Part Number
LFXP10E-3FN256I
Description
FPGA - Field Programmable Gate Array 9.7K LUTs 188 IO 1.2 V -3 Spd I
Manufacturer
Lattice
Datasheet
1.LFXP3C-3QN208C.pdf
(130 pages)
Specifications of LFXP10E-3FN256I
Number Of Programmable I/os
188
Data Ram Size
221184
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 100 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FPBGA-256
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
*
Number Of I /o
*
Number Of Gates
*
Voltage - Supply
*
Mounting Type
*
Operating Temperature
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP10E-3FN256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
LFXP15 & LFXP20 Logic Signal Connections: 484 fpBGA (Cont.)
Lattice Semiconductor
Number
Ball
H21
H22
G21
G22
H20
H19
H17
H18
D21
D22
G20
G19
G17
G18
C22
D19
D20
C20
K18
K19
K21
K20
F21
F22
E21
E22
F18
F19
F20
E20
E19
J21
J22
J20
J19
J17
J18
-
-
-
-
-
Function
GNDIO2
GNDIO2
GNDIO2
GNDIO2
GNDIO1
PR20B
PR20A
PR19B
PR18A
PR17B
PR17A
PR16B
PR16A
PR15B
PR15A
PR13B
PR13A
PR12B
PR12A
PR11B
PR11A
PR10B
PR9A
PR8B
PR8A
PR7B
PR7A
PR6B
PR6A
PR5B
PR5A
PR4B
PR4A
PR3B
PR3A
PR2B
VCCJ
TDO
TMS
TCK
Ball
TDI
-
Bank Differential
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
-
-
-
-
-
-
LFXP15
C
C
C
C
C
C
C
C
C
T
T
T
T
T
T
T
T
T
C
C
C
T
T
C
T
T
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
RUM0_PLLC_FB_A
RUM0_PLLT_FB_A
RUM0_PLLC_IN_A
RUM0_PLLT_IN_A
VREF1_2
VREF2_2
Function
Dual
DQS
DQS
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
4-49
Function
GNDIO2
GNDIO2
GNDIO2
GNDIO2
GNDIO1
PR20B
PR20A
PR19B
PR18A
PR17B
PR17A
PR16B
PR16A
PR15B
PR15A
PR13B
PR13A
PR12B
PR12A
PR11B
PR11A
PR10B
PT56A
PR9A
PR8B
PR8A
PR7B
PR7A
PR6B
PR6A
PR5B
PR5A
PR4B
PR4A
PR3B
PR3A
PR2B
VCCJ
TDO
TMS
TCK
Ball
TDI
Bank Differential
LatticeXP Family Data Sheet
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
1
-
-
-
-
-
LFXP20
C
T
C
T
C
T
C
T
C
T
C
T
C
T
C
T
C
T
C
C
C
C
T
T
T
T
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
Pinout Information
RUM0_PLLC_FB_A
RUM0_PLLC_IN_A
RUM0_PLLT_FB_A
RUM0_PLLT_IN_A
VREF1_2
Function
VREF2_2
Dual
DQS
DQS
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-