TWR-ADCDAC-LTC Freescale Semiconductor, TWR-ADCDAC-LTC Datasheet - Page 38

MOD ADC DAC TOWER LINEAR TECH

TWR-ADCDAC-LTC

Manufacturer Part Number
TWR-ADCDAC-LTC
Description
MOD ADC DAC TOWER LINEAR TECH
Manufacturer
Freescale Semiconductor
Type
A/Dr
Datasheets

Specifications of TWR-ADCDAC-LTC

Main Purpose
Data Conversion, ADC, DAC
Embedded
No
Utilized Ic / Part
LTC1859, LTC2498, LTC2600, LTC2704, LTC3471
Primary Attributes
2 Analog to Digital Converters, 2 Digital to Analog Converters
Secondary Attributes
For use with Freescale Tower System
Maximum Clock Frequency
50 MHz
Interface Type
Touch Sense, ULPI, UART, IrDA, I2S,
Product
Data Conversion Development Tools
Silicon Manufacturer
Freescale
Silicon Core Number
LTC2704, LTC2600, LTC1859, LTC2498, LTC3471 & LTC6655-5
Kit Application Type
Data Converter
Application Sub Type
ADC, DAC
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
Kinetis MCU
Lead Free Status / Rohs Status
Compliant
Freescale Confidential and Proprietary
Freescale, the Freescale logo, CodeWarrior, ColdFire and Powerquicc are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Flexis, Processor Expert and QorIQ are
trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and
Power.org logos and related marks are trademarks and service marks licensed by Power.org. ARM is the registered trademark of ARM Limited. ARM Cortex-M4 and ARM Cortex-M3 are
trademarks of ARM Limited. © 2010 Freescale Semiconductor, Inc.
Mechanisms for Changing Flash Security State
Backdoor Key
Debug Access
FSL Factory Access
Unsecured
Secured Level I
Secured Level II
Secured Level III
Security State
Mechanism
Providing an 8-byte key that is compared with one stored in flash allow the
SW to change the security state. Usually the key is provided through an
external port.
Through the debug port a Flash mass erase can be performed, clearing the
security state.
In secured Level I, NVMBIST mode can only perform a Mass Erase. Other
test modes have full access to change all flags, and the entire contents of the
NVM memory.
Debug Access: Full
FSL Factory Access: Full
Debug Access: Mass Erase Only
FSL Factory Access: ERSALL, RD1ALL, RDREG, WRREG, and the RAM-
only commands
Debug Access: Mass Erase Only
FSL Factory Access: Mass Erase Only
Debug Access: No Access
FSL Factory Access: No Access
Description
Description
Flash Security Options
39
TM

Related parts for TWR-ADCDAC-LTC