LMK04000BEVAL/NOPB National Semiconductor, LMK04000BEVAL/NOPB Datasheet
LMK04000BEVAL/NOPB
Specifications of LMK04000BEVAL/NOPB
LMK04000BEVAL
Related parts for LMK04000BEVAL/NOPB
LMK04000BEVAL/NOPB Summary of contents
Page 1
... LMK04000 Family Precision Clock Conditioner with Dual PLLs and Integrated VCO Evaluation Board Operating Instructions National Semiconductor Corporation Precision Timing Devices Interface Division ...
Page 2
ABLE OF ONTENTS G D ..............................................................................................................................................3 ENERAL ESCRIPTION XTAL OSC O PLL PTION OOP ILTER XTAL O PLL ............................................................................................................................8 PTION OOP ILTER 100 MH ...
Page 3
The LMK040xx Evaluation Board simplifies evaluation of the LMK040xx Precision Clock Conditioner with Dual PLLs and Integrated VCO. Configuring and controlling the board is accomplished using National Semiconductor’s CodeLoader software, which can ...
Page 4
CLKin0 R 1 CLKin1 N PLL1 DATA uWire CLK Interface LE Figure 2. LMK040xx with the XTAL Resonator option and Tuning Circuit LMK040xx evaluation boards are typically configured with both a VCXO ...
Page 5
Figure 3. XTAL Oscillator Circuit diagram The following image shows the VCXO version of the board ...
Page 6
uWire port Figure 4. LMK040xx Evaluation board with On-board VCXO Module. The next image shows the board with crystal installed. The surface mount crystal is installed on the bottom side of the ...
Page 7
Figure 5. LMK040xx Evaluation Board with XTAL Resonator The following table illustrates the clock output options for the LMK040xx family. Table 1. LMK040XX Clock Output Configuration Part Number CHAN0 CHAN1 LMK04011BISQ LVPECL/ ...
Page 8
PLL Loop Filters and Loop Parameters In jitter cleaning applications that use a cascaded PLL architecture, the first PLL affectively substitutes the phase noise of a low noise oscillator (VCXO or crystal ...
Page 9
Table 3. PLL1 and PLL2 Parameters for VCXO Option, 100 MHz. 100 MHz VCXO option PLL 1 Loop Filter Phase Margin Loop Bandwidth Ref Clk Frequency Supply Voltage Loop Filter C1 = ...
Page 10
Note: PLL Loop Bandwidth is a function of Kφ, Kvco well as loop components. Changing Kφ and N will change the loop ...
Page 11
flat cable supplied with the board, plugging the cable into the 10-pin uWire header located on the lower left corner of the ...
Page 12
Figure 8. Parallel Port Programming Connection 3. Connect a low noise reference clock source (122.88 MHz for the XTAL option or 61.44 ...
Page 13
Copy codeldr.ini, other *.ini files and *.mac files supplied with the evaluation board into the CodeLoader installation directory. Device specific configuration files include LMK04011.ini, LMK04031.ini and LMK04033.ini. As additional versions of ...
Page 14
Evaluation Board Inputs/Outputs The following table contains descriptions of the various inputs and outputs for the evaluation board. Table 6. LMK040XX Evaluation Board I/O Connector Name Input/Output CLKout0 / Output CLKout0*, CLKout1 ...
Page 15
Connector Name Input/Output OSCin/OSCin* Input Vtune1 Output Vtune2 Output uWire Input/Output LD_TP Output Recommended Test Equipment Power Supply The Power Supply should be a low noise power supply. An Agilent 6623A Triple ...
Page 16
view the function of any bit on the CodeLoader configuration tabs, place the cursor over the desired bit register label and click the right mouse button on it for a description. ...
Page 17
The clock outputs tab allows the user to Enable/Disable individual clock channels, select the clock mode (Bypass/Divided/ Delayed/ Divided & Delayed), set the channel delay value (if Delay is enabled), and the ...
Page 18
The PLL2 tab allows the user to change: • VCO frequency • PLL2 Phase detector frequency • PLL2 R-counter value • PLL2 N-counter value • The frequency of the external VCXO (or ...
Page 19
The PLL1 tab allows the user to change: • External VCXO (or XTAL oscillator) frequency. Note: This value must be entered in both the PLL1 and PLL2 tabs. • PLL1 Phase detector ...
Page 20
The Bits/Pins tab allows the user to: • setup various clock output options. This will also be reflected on the Clock Outputs tab. • Manipulate GOE and SYNC signal states (through the ...
Page 21
Appendix B: Typical Phase Noise Performance Plots The following table lists the test conditions used for the phase noise measurements for the crystal oscillator option: Table 7 . LMK040XX test conditions, XTAL ...
Page 22
The next sets of phase noise plots represent typical performance achieved using modular VCXO packages with PLL1. The first set of plots contains the VCXO phase noise plots for the 100 MHz ...
Page 23
Typical Phase Noise, LMK040X1, VCXO Option -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 100 1000 Figure 16. Typical Phase Noise, LMK040X1, VCXO Option (100 MHz). Jitter metrics are for ...
Page 24
Typical Phase Noise, LMK040X0, VCXO Option (61.44 MHz) -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 100 1000 Figure 17. Typical Phase noise, LMK04020, VCXO Option (61.44 MHz). Jitter ...
Page 25
Appendix C: Schematics ...
Page 26
...
Page 27
...
Page 28
Appendix D: Board Layers Stackup Layers of the 6 layer evaluation board include: Blue is dielectrics • Top layer for high priority ...
Page 29
Part Manufacturer Capacitors 100 pF Kemet 100 pF Kemet 1 nF Kemet 1 nF Kemet 2.2 nF Kemet 5.6 nF Kemet 12 ...
Page 30
ohm Yageo 18 ohm Vishay 51 ohm Vishay/Dale 100 ohm Vishay 120 ohm Vishay/Dale 180 ohm Vishay 270 ohm Vishay 820 ...
Page 31
Open Open - Open - Open - Open - Open - Open - Open - Open - Open - Open - Open ...
Page 32
Typical BALUN Board Frequency Response The following figure illustrates the typical frequency response of BALUN using either of the Mini-Circuits models listed ...
Page 33
This appendix contains instructions for changing the active on-board oscillator for PLL1. Changing from Crystal Resonator to VCXO If the board has been setup to use the crystal-based oscillator with PLL1, the ...
Page 34
Remove resistors R62 and R63 and install 0.1 uF capacitors in C43 and C77. 3. Remove resistors R141 and R80. Install a zero Ohm resistor in R142 ...
Page 35
Install a 0 Ohm resistor in R83 and remove the 0 Ohm resistor in R85 5. Power to the VCXO is provided by placing a jumper on the Vcc_TP header across ...
Page 36
Remove the zero Ohm resistor R79 (near the VCXO) 2. Install 0 Ohm resistors R62 and R63 and remove the 0.1 uF capacitors in C43 and C77 ...
Page 37
Install a 0 Ohm resistor at R141 and R80. Remove the zero Ohm resistor in R142 4. Remove the 0 Ohm resistor installed in R83 and install a 0 Ohm resistor ...
Page 38
Disconnect power to the VCXO by removing the jumper on the Vcc_TP header across the traces labeled “VccSMA” and “VccAUXPlane”, if installed ...