ISLA112P50IR72EV1Z Intersil, ISLA112P50IR72EV1Z Datasheet - Page 7

no-image

ISLA112P50IR72EV1Z

Manufacturer Part Number
ISLA112P50IR72EV1Z
Description
EVAL BOARD FOR ISLA112P50IR73
Manufacturer
Intersil
Datasheets

Specifications of ISLA112P50IR72EV1Z

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Electrical Specifications
NOTES:
10. The DLL Range setting must be changed for low speed operation.
11. The offset mismatch-induced spur energy, which occurs at f
12. This specification only applies when I2E is in Active Run state, and in Track Mode.
13. Limits are specified over the full operating temperature and voltage range and are established by characterization and not
I2E Specifications
Offset mismatch-induced spurious
power
I2E Settling Times
Minimum Duration of Valid Analog
Input (Note 13)
Largest Interleave Spur
Total Interleave Spurious Power
Sample Time Mismatch Between Unit
A/Ds
Gain Mismatch Between Unit A/Ds
Offset Mismatch Between Unit A/Ds
6. Unless otherwise noted, parameters with Min and/or MAX limits are 100% production tested at their worst case temperature
7. Digital Supply Current is dependent upon the capacitive loading of the digital outputs. I
8. See “Nap/Sleep” for more detail.
9. AC Specifications apply after internal calibration of the A/D is invoked at the given sample rate and temperature. Refer to
extreme ( +85°C).
on each digital output.
“Power-On Calibration” and “User Initiated Reset” for more detail.
noted.
production tested.
PARAMETER
7
All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V,
OVDD = 1.8V, T
F
IN
= 105MHz, f
I2Epost_t
SYMBOL
t
TE
A
SAMPLE
= -40°C to +85°C (typical specifications at +25°C), A
ISLA112P50
No I2E Calibration performed
Active Run state enabled
Calibration settling time for Active
Run state
Allow one I2E iteration of Offset,
Gain and Phase correction
f
Run State enabled, in Track Mode
f
Run State enabled and previously
settled, in Hold Mode
f
Run State enabled, in Track Mode
f
Run State enabled and previously
settled, in Hold Mode
Active Run State enabled, in Track
Mode, f
the 1
Active Run State enabled, in Track
Mode, f
the 2
Active Run State enabled, in Track
Mode
IN
IN
IN
IN
= 500MSPS, after completion of I2E calibration. (Continued)
= 10MHz to 240MHz, Active
= 10MHz to 240MHz, Active
= 260MHz to 490MHz, Active
= 260MHz to 490MHz, Active
st
nd
IN
IN
Nyquist zone
SAMPLE
Nyquist zone
CONDITIONS
is a broadband signal in
is a broadband signal in
/2, is not included in any specification unless otherwise
OVDD
MIN
specifications apply for 10pF load
ISLA112P50
(Note 6)
0.01
TYP
-70
-81
-94
-82
-89
-79
-90
-85
30
1
IN
= -1dBFS,
MAX
1000
500
June 17, 2010
UNITS
dBFS
dBFS
dBc
dBc
dBc
dBc
dBc
dBc
mV
FN7604.1
ms
µs
%
fs

Related parts for ISLA112P50IR72EV1Z