M4A5-192/96-10VNC LATTICE SEMICONDUCTOR, M4A5-192/96-10VNC Datasheet - Page 9

MACH4 ISP EEPLD, SMD, TQFP144, 5V

M4A5-192/96-10VNC

Manufacturer Part Number
M4A5-192/96-10VNC
Description
MACH4 ISP EEPLD, SMD, TQFP144, 5V
Manufacturer
LATTICE SEMICONDUCTOR
Series
IspMACH 4Ar
Datasheet

Specifications of M4A5-192/96-10VNC

No. Of Macrocells
192
No. Of I/o's
96
Propagation Delay
10ns
Frequency
100MHz
Supply Voltage Range
4.75V To 5.25V
Operating Temperature Range
0°C To +70°C
Logic Case
RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M4A5-192/96-10VNC
Manufacturer:
Lattice
Quantity:
135
Part Number:
M4A5-192/96-10VNC
Manufacturer:
CITIZEN
Quantity:
7 297
Part Number:
M4A5-192/96-10VNC
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
M4A5-192/96-10VNC
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
M4A5-192/96-10VNC-12VNI
Manufacturer:
LATTICE
Quantity:
67
Part Number:
M4A5-192/96-10VNC-12VNI
Manufacturer:
LATTICE
Quantity:
7
a. Basic cluster with XOR
b. Extended cluster, active high
c. Extended cluster, active low
0
d. Basic cluster routed away;
e. Extended cluster routed away
single-product-term, active high
17466G-007
Figure 3. Logic Allocator Configurations: Synchronous Mode
a. Basic cluster with XOR
b. Extended cluster, active high
c. Extended cluster, active low
0
d. Basic cluster routed away;
e. Extended cluster routed away
single-product-term, active high
17466G-008
Figure 4. Logic Allocator Configurations: Asynchronous Mode
Note that the configuration of the logic allocator has absolutely no impact on the speed of the
signal. All configurations have the same delay. This means that designers do not have to decide
between optimizing resources or speed; both can be optimized.
If not used in the cluster, the extra product term can act in conjunction with the basic cluster to
provide XOR logic for such functions as data comparison, or it can work with the D-,T-type flip-
flop to provide for J-K, and S-R register operation. In addition, if the basic cluster is routed to
another macrocell, the extra product term is still available for logic. In this case, the first XOR
input will be a logic 0. This circuit has the flexibility to route product terms elsewhere without
giving up the use of the macrocell.
Product term clusters do not “wrap” around a PAL block. This means that the macrocells at the
ends of the block have fewer product terms available.
ispMACH 4A Family
9

Related parts for M4A5-192/96-10VNC