IS43R16160B-6TL INTEGRATED SILICON SOLUTION (ISSI), IS43R16160B-6TL Datasheet - Page 7

no-image

IS43R16160B-6TL

Manufacturer Part Number
IS43R16160B-6TL
Description
SDRAM, DDR, 16M X 16, 2.5V, 66TSOP2
Manufacturer
INTEGRATED SILICON SOLUTION (ISSI)
Datasheet

Specifications of IS43R16160B-6TL

Access Time
0.7ns
Page Size
256Mbit
Memory Case Style
TSOP-2
No. Of Pins
66
Operating Temperature Range
0°C To +70°C
Memory Type
DRAM - Synchronous
Memory Configuration
4 BLK (4M X 16)
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS43R16160B-6TL
Manufacturer:
ISSI
Quantity:
8 000
Part Number:
IS43R16160B-6TL
Manufacturer:
ISSI
Quantity:
20 000
Part Number:
IS43R16160B-6TLI
Manufacturer:
TEMIC
Quantity:
782
Part Number:
IS43R16160B-6TLI
Manufacturer:
ISSI
Quantity:
20 000
DDR SDRAM (Rev.1.1)
Write (WRITE) [/RAS =H, /CAS =/WE =L]
Precharge (PRE) [/RAS =L, /CAS =H, /WE =L]
Auto-Refresh (REFA) [/RAS =/CAS =L, /WE =CKE =H]
IS43R83200B
IS43R16160B, IC43R16160B
Activate (ACT) [/RAS =L, /CAS =/WE =H]
Read (READ) [/RAS =H, /CAS =L, /WE =H]
Integrated Silicon Solution, Inc.
Rev. B
10/31/08
/CAS latency. When A10 =H at this command, the bank is deactivated after the burst read (auto-
precharge, READA)
ACT command activates a row in an idle bank indicated by BA.
READ command starts burst read from the active bank indicated by BA. First output data appears after
(auto-precharge, WRITEA)
/write operation. When A10 =H at this command, all banks are deactivated (precharge all, PREA ).
internally. After this command, the banks are precharged automatically.
BASIC FUNCTIONS
ISSI's 256-Mbit DDR SDRAM provides basic functions, bank (row) activate, burst read / write, bank
(row) precharge, and auto / self refresh. Each command is defined by control signals of /RAS,
/CAS and /WE at CLK rising edge. In addition to 3 signals, /CS , CKE and A10 are used as chip
select, refresh option, and precharge option, respectively. To know the detailed definition of
commands, please see the command truth table.
WRITE command starts burst write to the active bank indicated by BA. Total data length to be written
is set by burst length. When A10 =H at this command, the bank is deactivated after the burst write
PRE command deactivates the active bank indicated by BA. This command also terminates burst read
REFA command starts auto-refresh cycle. Refresh address including bank address are generated
/CLK
CLK
/CS
/RAS
/CAS
/WE
CKE
A10
Preliminary
Preliminary
Chip Select : L=select, H=deselect
Command
Command
Command
Refresh Option @refresh command
Precharge Option @precharge or read/write command
256M Double Data Rate Synchronous DRAM
define basic commands
A3S56D30/40ETP
7

Related parts for IS43R16160B-6TL