AD7143ACPZ Analog Devices Inc, AD7143ACPZ Datasheet - Page 29

• Manufacturer Part Number: AD7143ACPZ
• Description: IC, CDC, 16BIT, SMD, LFCSP-16, 7143
• Manufacturer: Analog Devices Inc

Specifications of AD7143ACPZ

• Supply Voltage Range: 2.6V To 3.6V
• Operating Temperature Range: -40°C To +85°C
• Digital Ic Case Style: LFCSP
• No. Of Pins: 16
• Svhc: No SVHC (18-Jun-2010)
• Package / Case: LFCSP
• Base Number: 7143
• Ic Function: Programmable Controller For Capacitance Touch Sensors
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Writing Data over the I
The process for writing to the AD7143 over the I
shown in Figure 39 and Figure 41. The device address is sent
over the bus followed by the R/ W bit set to 0. This is followed
by two bytes of data that contain the 10-bit address of the
internal data register to be written. The following bit map shows
the upper register address bytes. Note that Bit 7 to Bit 2 in the
upper address byte are don’t care bits. The address is contained
in the 10 LSBs of the register address bytes.
MSB
7
X
The following bit map shows the lower register address bytes.
MSB
7
Reg.
Addr.
Bit 7
The third data byte contains the 8 MSBs of the data to be
written to the internal register. The fourth data byte contains
the 8 LSBs of data to be written to the internal register.
The AD7143 address pointer register automatically increments
after each write. This allows the master to sequentially write to all
registers on the AD7143 in the same write transaction. However,
the address pointer register does not wrap around after the last
address.
6
X
6
Reg.
Addr.
Bit 6
5
X
5
Reg.
Addr.
Bit 5
4
X
4
Reg.
Addr.
Bit 4
2
C Bus
3
X
3
Reg.
Addr.
Bit 3
2
X
2
Reg.
Addr.
Bit 2
1
Register
Address
Bit 9
2
C bus is
1
Reg.
Addr.
Bit 1
0
Register
Address
Bit 8
0
Reg.
Addr.
Bit 0
LSB
LSB
Rev. 0 | Page 29 of 56
Any data written to the AD7143 after the address pointer has
reached its maximum value is discarded.
All registers on the AD7143 are 16-bit. Two consecutive 8-bit
data bytes are combined and written to the 16-bit registers. To
avoid errors, all writes to the device must contain an even
number of data bytes.
To finish the transaction, the master generates a stop condition
on SDA, or generates a repeat start condition if the master is to
maintain control of the bus.
Reading Data over the I
To read from the AD7143, the address pointer register must first
be set to the address of the required internal register. The master
performs a write transaction, and writes to the AD7143 to set the
address pointer. The master then outputs a repeat start condition
to keep control of the bus, or, if this is not possible, ends the write
transaction with a stop condition. A read transaction is initiated,
with the R/ W bit set to 1.
The AD7143 supplies the upper eight bits of data from the
addressed register in the first readback byte, followed by the
lower eight bits in the next byte. This is shown in Figure 40 and
Figure 41.
Because the address pointer automatically increases after each
read, the AD7143 continues to output readback data until the
master puts a no acknowledge and stop condition on the bus. If
the address pointer reaches its maximum value, and the master
continues to read from the part, the AD7143 repeatedly sends
data from the last register addressed.
2
C Bus
AD7143