IPS-VIDEO Altera, IPS-VIDEO Datasheet - Page 33
IPS-VIDEO
Manufacturer Part Number
IPS-VIDEO
Description
MegaCore Suite W/ 17 DSP Video/image Processing Functions
Manufacturer
Altera
Type
-r
Specifications of IPS-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
Suite of IP Functions for Video and Image Processing
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 33 of 202
- Download datasheet (6Mb)
Chapter 2: Getting Started with Altera IP Cores
Qsys System Integration Tool Design Flow
Qsys System Integration Tool Design Flow
January 2011 Altera Corporation
Simulate the System
f
f
f
During system generation, you can specify whether SOPC Builder generates a
simulation model and testbench for the entire system, which you can use to easily
simulate your system in any of Altera's supported simulation tools. SOPC Builder
also generates a set of ModelSim
the testbench and plain-text RTL design files that describe your system in the
ModelSim simulation software.
For information about the latest Altera-supported simulation tools, refer to the
Quartus II Software Release
For information about simulating SOPC Builder systems, refer to the
User Guide
For general information about simulating Altera IP cores, refer to
Designs
You can use the Qsys system integration tool to build a system that includes your
customized IP core. You easily can add other components and quickly create a Qsys
system. Qsys automatically generates HDL files that include all of the specified
components and interconnections. In Qsys, you specify the connections you want.
The HDL files are ready to be compiled by the Quartus II software to produce output
files for programming an Altera device. Qsys generates Verilog HDL simulation
models for the IP cores that comprise your system.
block diagram of an example Qsys system.
Figure 2–4. Example Qsys System
SDRAM
DDR3
in volume 3 of the Quartus II Handbook.
and
AN 351: Simulating Nios II Embedded Processor
Qsys System
PCIe to Ethernet Bridge
PHY
Cntl
Notes.
Controller
SDRAM
DDR3
®
Slave
Mem
Tcl scripts and macros that you can use to compile
Mem
Mstr
Mem
Mstr
PCI Express
Subsystem
Subsystem
Ethernet
Figure 2–4
Video and Image Processing Suite User Guide
CSR
CSR
Designs.
shows a high level
Simulating Altera
Embedded Cntl
Ethernet
SOPC Builder
PCIe
2–7
Related parts for IPS-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: