IPS-VIDEO Altera, IPS-VIDEO Datasheet - Page 58
IPS-VIDEO
Manufacturer Part Number
IPS-VIDEO
Description
MegaCore Suite W/ 17 DSP Video/image Processing Functions
Manufacturer
Altera
Type
-r
Specifications of IPS-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
Suite of IP Functions for Video and Image Processing
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 58 of 202
- Download datasheet (6Mb)
3–22
Table 3–22. Switch Parameter Settings (Part 2 of 2)
Test Pattern Generator
Table 3–23. Test Pattern Generator Parameter Settings
Video and Image Processing Suite User Guide
Number of output ports
Alpha enabled
Bits per pixel representing
the alpha coefficient
Run-time control
of image size
Maximum image
width
Maximum image
height
Bits per pixel per
color plane
Color space
Output format
Color planes
transmission
format
Interlacing
Pattern
Uniform values
Parameter
Parameter
On or Off
32–2600,
Default = 640
32–2600,
Default = 480
4–20,
Default = 8
RGB or YCbCr
4:4:4, 4:2:2, 4:2:0
Sequence, Parallel
Progressive output,
Interlaced output (F0 first),
Interlaced output (F1 first)
Color bars, Uniform
background
0–255, Default = 128
Table 3–23
Value
1–12, Default = 2 Number of output ports (dout and alpha_out).
On or Off
2, 4, or 8
shows the Test Pattern Generator MegaCore function parameters.
Value
Turn on to enable run-time control of the image size. When on, the output
size parameters control the maximum values.
Choose the required output width in pixels.
Choose the required output height in pixels. This value should be the height
of the full progressive frame when outputting interlaced data.
Choose the number of bits per pixel (per color plane).
Choose whether to use an R’G’B’ or Y’CbCr color space.
Choose the format/sampling rate format for the output frames.
This function always outputs three color planes but you can choose
whether they are transmitted in sequence or in parallel.
Specifies whether to produce a progressive or an interlaced output stream.
Choose the standard color bar or a uniform background.
When pattern is uniform background, you can specify the individual R’G’B'
or Y’ Cb Cr values depending on the currently selected color space.
Turn on to enable the alpha ports.
Choose the number of bits used to represent the alpha coefficient.
Description
Description
January 2011 Altera Corporation
Chapter 3: Parameter Settings
Test Pattern Generator
Related parts for IPS-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: