5M80ZT100C5N Altera, 5M80ZT100C5N Datasheet - Page 40
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
5M80ZT100C5N
Manufacturer Part Number
5M80ZT100C5N
Description
ALTERA
Manufacturer
Altera
Series
MAX Vr
Datasheets
1.DK-DEV-5M570ZN.pdf
(30 pages)
2.DK-DEV-5M570ZN.pdf
(164 pages)
3.DK-DSP-3SL150N.pdf
(80 pages)
4.5M80ZT100C5N.pdf
(72 pages)
Specifications of 5M80ZT100C5N
Cpld Type
FLASH
No. Of Macrocells
64
No. Of I/o's
79
Propagation Delay
7.5ns
Global Clock Setup Time
4.6ns
Frequency
118.3MHz
Supply Voltage Range
1.71V To 1.89V
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
80
Number Of Macrocells
64
Number Of Gates
-
Number Of I /o
79
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP
Rohs Compliant
Yes
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
5M80ZT100C5N
Manufacturer:
ALTERA
Quantity:
825
Part Number:
5M80ZT100C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
1
2
MAX II CPLD Features
Devices
An external resistor must be used for 5-V tolerance.
38
Typical equivalent macrocells.
Altera Product Catalog
Equivalent macrocells
Pin-to-pin delay (ns)
User flash memory (Kb)
Boundary scan JTAG
JTAG ISP
Fast input registers
Programmable register
power up
JTAG translator
Real-time ISP
MultiVolt I/Os (V)
I/O power banks
Maximum output enables
LVTTL/LVCMOS
32-bit, 66-MHz PCI compliant
Schmitt triggers
Programmable slew rate
Programmable pull-up resistors
Programmable ground pins
Open-drain outputs
Bus hold
•
1
2011
•
www.altera.com
1.5, 1.8, 2.5, 3.3
EPM240/Z
4.7, 7.5
192
80
2
-
1.5, 1.8, 2.5, 3.3
EPM570/Z
MAX II CPLDs (3.3 V, 2.5 V, 1.8 V)
5.4, 9.0
440
160
2
-
3
3
3
3
3
3
3
3
3
3
3
3
3
8
1.5, 1.8, 2.5, 3.3, 5.0
EPM1270
980
212
6.2
3
4
2
2
1.5, 1.8, 2.5, 3.3, 5.0
EPM2210
1,700
272
7.0
3
4
2
2