AD7477ARTZ-REEL7 Analog Devices Inc, AD7477ARTZ-REEL7 Datasheet - Page 17

• Manufacturer Part Number: AD7477ARTZ-REEL7
• Description: IC,A/D CONVERTER,SINGLE,10-BIT,CMOS,TSOP,6PIN
• Manufacturer: Analog Devices Inc

Specifications of AD7477ARTZ-REEL7

• Number Of Bits: 10
• Sampling Rate (per Second): 1M
• Data Interface: DSP, MICROWIRE™, QSPI™, Serial, SPI™
• Number Of Converters: 1
• Power Dissipation (max): 17.5mW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: SOT-23-6
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-AD7477CBZ - BOARD EVALUATION FOR AD7477
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

SCLK frequency one dummy cycle is sufficient to power up the
device and acquire V
dummy cycle of 16 SCLKs must always elapse to power up the
device and acquire V
the device and acquire the input signal. If, for example, a
5 MHz SCLK frequency was applied to the ADC, the cycle
time would be 3.2 µs. In one dummy cycle, 3.2 µs, the part
would be powered up and V
with a 5 MHz SCLK, only five SCLK cycles would have elapsed.
At this stage, the ADC would be fully powered up and the sig-
nal acquired. In this case, the CS can be brought high after the
10th SCLK falling edge and brought low again after a time,
t
When power supplies are first applied to the AD7476A/AD7477A/
AD7478A, the ADC may power up in either the power-down or
normal mode. Because of this, it is best to allow a dummy cycle
to elapse to ensure that the part is fully powered up before attempt-
ing a valid conversion. Likewise, if it is intended to keep the part
in the power-down mode while not in use and the user wishes
the part to power up in power-down mode, the dummy cycle
may be used to ensure that the device is in power-down by
executing a cycle such as that shown in Figure 10. Once supplies
are applied to the AD7476A/AD7477A/AD7478A, the power-up
time is the same as that when powering up from the power-
down mode. It takes approximately 1 µs to power up fully if the
part powers up in normal mode. It is not necessary to wait 1 µs
before executing a dummy cycle to ensure the desired mode of
REV. C
QUIET
, to initiate the conversion.
SDATA
SCLK
CS
IN
IN
, it does not necessarily mean that a full
fully; 1 µs will be sufficient to power up
A
IN
1
acquired fully. However, after 1 µs
SDATA
SCLK
THE PART
BEGINS TO
POWER UP
SDATA
SCLK
CS
CS
INVALID DATA
Figure 10. Entering Power-Down Mode
Figure 11. Exiting Power-Down Mode
10
Figure 9. Normal Mode Operation
1
1
12
2
14
16
VALID DATA
–17–
operation. Instead, the dummy cycle can occur directly after
power is supplied to the ADC. If the first valid conversion is
performed directly after the dummy conversion, care must be
taken to ensure that an adequate acquisition time has been
allowed. As mentioned earlier, when powering up from the
power-down mode, the part will return to track upon the first
SCLK edge applied after the falling edge of CS. However,
when the ADC powers up initially after supplies are applied,
the track-and-hold will already be in track. This means, assum-
ing one has the facility to monitor the ADC supply current, if
the ADC powers up in the desired mode of operation and thus
a dummy cycle is not required to change the mode, a dummy
cycle is not required to place the track-and-hold into track.
POWER VS. THROUGHPUT RATE
By using the power-down mode on the AD7476A/AD7477A/
AD7478A when not converting, the average power consumption
of the ADC decreases at lower throughput rates. Figure 12 shows
how as the throughput rate is reduced, the device remains in its
power-down state longer and the average power consumption over
time drops accordingly.
For example, if the AD7476A/AD7477A/AD7478A are oper-
ated in a continuous sampling mode with a throughput rate of
100 kSPS and an SCLK of 20 MHz (V
are placed in the power-down mode between conversions, the
power consumption is calculated as follows. The power dissipation
during normal operation is 17.5 mW (V
time is one dummy cycle, i.e., 1 µs, and the remaining conversion
10
10
THREE-STATE
12
1
12
AD7476A/AD7477A/AD7478A
14
14
AD7476A/AD7477A/AD7478A
THE PART IS FULLY
POWERED UP WITH
V
IN
FULLY ACQUIRED
16
16
VALID DATA
DD
DD
= 5 V). If the power-up
= 5 V) and the devices
16