AD9516-4BCPZ Analog Devices Inc, AD9516-4BCPZ Datasheet - Page 62

• Manufacturer Part Number: AD9516-4BCPZ
• Description: Clock IC With 1.8GHz On-chip VCO
• Manufacturer: Analog Devices Inc
• Type: Clock Generator, Fanout Distributionr

Specifications of AD9516-4BCPZ

• Pll: Yes
• Input: Clock
• Output: CMOS, LVDS, LVPECL
• Number Of Circuits: 1
• Ratio - Input:output: 1:14
• Differential - Input:output: Yes/Yes
• Frequency - Max: 1.8GHz
• Divider/multiplier: Yes/No
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-LFCSP
• Frequency-max: 1.8GHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AD9516-4/PCBZ - BOARD EVAL FOR AD9516-4 1.8GHZ
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD9516-4
Reg.
Addr.
(Hex)
0x017
0x018
0x019
0x01A
Bits
[1:0]
[6:5]
4
3
[2:1]
[0]
[7:6]
[5:3]
[2:0]
[6]
Name
Antibacklash
pulse width
Lock detect
counter
Digital lock detect
window
Disable digital
lock detect
VCO cal
divider
VCO cal now
R, A, B counters
SYNC pin reset
R path delay
N path delay
Reference
frequency monitor
threshold
Description
1
0
0
1
1
Required consecutive number of PFD cycles with edges inside lock detect window before the DLD indicates a locked
condition.
6
0
0
1
1
If the time difference of the rising edges at the inputs to the PFD is less than the lock detect window time, the digital lock
detect flag is set. The flag remains set until the time difference is greater than the loss-of-lock threshold.
0: high range (default).
1: low range.
Digital lock detect operation.
0: normal lock detect operation (default).
1: disables lock detect.
VCO calibration divider. Divider used to generate the VCO calibration clock from the PLL reference clock.
2
0
0
1
1
Bit used to initiate the VCO calibration. This bit must be toggled from 0 to 1 in the active registers. To initiate
calibration, use the following three steps: first, ensure that the input reference signal is present; second, set to 0 (if not
zero already), followed by an update bit (Register 0x232, Bit 0); and third, program to 1, followed by another update bit
(Register 0x232, Bit 0).
7
0
0
1
1
R path delay (default = 0x00) (see Table 2).
N path delay (default = 0x00) (see Table 2).
Sets the reference (REF1/REF2) frequency monitor’s detection threshold frequency. This does not affect the VCO
frequency monitor’s detection threshold (see Table 16: REF1, REF2, and VCO Frequency Status Monitor parameter).
0: frequency valid if frequency is above the higher frequency threshold (default).
1: frequency valid if frequency is above the lower frequency threshold.
0
5
0
1
0
1
0
1
0
1
1
0
1
0
1
6
0
1
0
1
Antibacklash Pulse Width (ns)
2.9 (default).
1.3.
6.0.
2.9.
PFD Cycles to Determine Lock
5 (default).
16.
64.
255.
VCO Calibration Clock Divider
2.
4.
8.
16 (default).
Action
Does nothing on SYNC (default).
Asynchronous reset.
Synchronous reset.
Does nothing on SYNC .
Rev. A | Page 62 of 80