AD9522-5BCPZ Analog Devices Inc, AD9522-5BCPZ Datasheet - Page 50
![12- Channel Clock Generator With Integra](/photos/6/50/65021/505-64-lfcsp_sml.jpg)
AD9522-5BCPZ
Manufacturer Part Number
AD9522-5BCPZ
Description
12- Channel Clock Generator With Integra
Manufacturer
Analog Devices Inc
Type
Clock Generator, Fanout Distributionr
Datasheet
1.AD9522-5BCPZ-REEL7.pdf
(76 pages)
Specifications of AD9522-5BCPZ
Pll
Yes
Input
CMOS, LVDS, LVPECL
Output
CMOS, LVDS
Number Of Circuits
1
Ratio - Input:output
2:12, 2:24
Differential - Input:output
Yes/Yes
Frequency - Max
2.4GHz
Divider/multiplier
Yes/No
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LFCSP
Frequency-max
800MHz
Ic Interface Type
I2C, SPI
Frequency
2.4GHz
No. Of Outputs
12
No. Of Multipliers / Dividers
4
Supply Voltage Range
3.135V To 3.465V
Digital Ic Case Style
LFCSP
No. Of Pins
64
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9522-5BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD9522-5
Table 39. Serial Control Port, 16-Bit Instruction Word, MSB First
MSB
I15
R/W
SCLK
SCLK
SCLK
SDIO
SDIO
SDIO
SDO
CS
CS
CS
DON'T CARE
DON'T CARE
DON'T CARE
DON'T CARE
DON'T CARE
SCLK
SDIO
CS
DON'T CARE
R/W
I14
W1
DON'T CARE
DON'T CARE
W1
R/W
A0 A1 A2 A3
W0
W1
16-BIT INSTRUCTION HEADER
A12
A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
I13
W0
W0
A12
t
S
R/W
A11 A10 A9 A8 A7
A4
I12
A12 = 0
16-BIT INSTRUCTION HEADER
16-BIT INSTRUCTION HEADER
t
DS
A5 A6 A7 A8
Figure 53. Serial Control Port Write—MSB First, 16-Bit Instruction, Timing Measurements
W1
Figure 51. Serial Control Port Write—MSB First, 16-Bit Instruction, Two Bytes of Data
Figure 52. Serial Control Port Read—MSB First, 16-Bit Instruction, Four Bytes of Data
Figure 55. Serial Control Port Write—LSB First, 16-Bit Instruction, Two Bytes of Data
SCLK
SDIO
W0
SDO
t
DH
CS
I11
A11 = 0
Figure 54. Timing Diagram for Serial Control Port Register Read
A12
A6 A5
A9 A10 A11 A12
t
LOW
A11
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
A4 A3 A2
REGISTER (N) DATA
I10
A10 = 0
DATA BIT N
A10
t
HIGH
W0
t
Rev. 0 | Page 50 of 76
DV
A9
A1 A0
t
W1
CLK
I9
A9
R/W
A8
D0
D7 D6 D5 D4 D3
DATA BIT N – 1
REGISTER (N – 1) DATA
I8
A8
A7
D1
REGISTER (N) DATA
REGISTER (N) DATA
D2 D3 D4
A6
I7
A7
A5
I6
A6
D2 D1 D0 D7
D5 D6 D7
D4
I5
REGISTER (N – 2) DATA
A5
D3
D0
I4
A4
D2
D6 D5
REGISTER (N – 1) DATA
D1 D2
REGISTER (N + 1) DATA
D1
I3
A3
D4 D3 D2
D3 D4 D5
D0
REGISTER (N – 3) DATA
I2
A2
t
C
D1 D0
D6
DON'T CARE
DON'T CARE
I1
A1
D7
DON'T CARE
DON'T CARE
I0
A0
DON'T CARE
DON'T CARE
DON'T CARE
DON'T
CARE
LSB