ADSP-2183KCA-210 Analog Devices Inc, ADSP-2183KCA-210 Datasheet - Page 5
![Digital Signal Processor(DSP) IC](/photos/6/71/67184/ca-144_sml.jpg)
ADSP-2183KCA-210
Manufacturer Part Number
ADSP-2183KCA-210
Description
Digital Signal Processor(DSP) IC
Manufacturer
Analog Devices Inc
Series
ADSP-21xxr
Type
Fixed Pointr
Datasheet
1.ADSP-2183BSTZ-160.pdf
(31 pages)
Specifications of ADSP-2183KCA-210
Rohs Status
RoHS non-compliant
Interface
Synchronous Serial Port (SSP)
Clock Rate
52MHz
Non-volatile Memory
External
On-chip Ram
80kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
144-MBGA, 144-Mini-BGA
Device Core Size
16b
Format
Fixed Point
Clock Freq (max)
52MHz
Mips
52
Device Input Clock Speed
52MHz
Ram Size
80KB
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
144
Package Type
CSPBGA
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADSP-2183KCA-210
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-2183KCA-210
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Source of Interrupt
Reset (or Power-Up with PUCR = 1) 0000 (Highest Priority)
Power-Down (Nonmaskable)
IRQ2
IRQL1
IRQL0
SPORT0 Transmit
SPORT0 Receive
IRQE
BDMA Interrupt
SPORT1 Transmit or IRQ1
SPORT1 Receive or IRQ0
Timer
Interrupt routines can either be nested, with higher priority
interrupts taking precedence, or processed sequentially. Inter-
rupts can be masked or unmasked with the IMASK register.
Individual interrupt requests are logically ANDed with the bits
in IMASK; the highest priority unmasked interrupt is then
selected. The power-down interrupt is nonmaskable.
The ADSP-2183 masks all interrupts for one instruction cycle
following the execution of an instruction that modifies the
IMASK register. This does not affect serial port autobuffering
or DMA transfers.
The interrupt control register, ICNTL, controls interrupt nest-
ing and defines the IRQ0, IRQ1 and IRQ2 external interrupts to
be either edge- or level-sensitive. The IRQE pin is an external
edge-sensitive interrupt and can be forced and cleared. The
IRQL0 and IRQL1 pins are external level-sensitive interrupts.
The IFC register is a write-only register used to force and clear
interrupts.
On-chip stacks preserve the processor status and are automati-
cally maintained during interrupt handling. The stacks are
twelve levels deep to allow interrupt, loop and subroutine nesting.
The following instructions allow global enable or disable servic-
ing of the interrupts (including power down), regardless of the
state of IMASK. Disabling the interrupts does not affect serial
port autobuffering or DMA.
ENA INTS;
DIS INTS;
When the processor is reset, interrupt servicing is enabled.
LOW POWER OPERATION
The ADSP-2183 has three low power modes that significantly
reduce the power dissipation when the device operates under
standby conditions. These modes are:
• Power-Down
• Idle
• Slow Idle
The CLKOUT pin may also be disabled to reduce external
power dissipation.
Table I. Interrupt Priority and Interrupt Vector Addresses
Interrupt Vector
002C
0004
0008
000C
0010
0014
0018
001C
0020
0024
0028 (Lowest Priority)
Address (Hex)
Power-Down
The ADSP-2183 processor has a low power feature that lets
the processor enter a very low power dormant state through
hardware or software control. Here is a brief list of power-
down features. Refer to the ADSP-2100 Family User’s Manual,
Third Edition, “System Interface” chapter for detailed
information about the power-down feature.
• Quick recovery from power-down. The processor begins
• Support for an externally generated TTL or CMOS
• Support for crystal operation includes disabling the oscil-
• Power-down is initiated by either the power-down pin
• Interrupt support allows an unlimited number of instruc-
• Context clear/save control allows the processor to con-
• The RESET pin also can be used to terminate
• Power-down acknowledge pin indicates when the
Idle
When the ADSP-2183 is in the Idle Mode, the processor
waits indefinitely in a low power state until an interrupt
occurs. When an unmasked interrupt occurs, it is serviced;
execution then continues with the instruction following the
IDLE instruction.
Slow Idle
The IDLE instruction is enhanced on the ADSP-2183 to
let the processor’s internal clock signal be slowed, further
reducing power consumption. The reduced clock frequency,
a programmable fraction of the normal clock rate, is speci-
fied by a selectable divisor given in the IDLE instruction.
The format of the instruction is
where n = 16, 32, 64 or 128. This instruction keeps the
processor fully functional, but operating at the slower clock
rate. While it is in this state, the processor’s other internal
clock signals, such as SCLK, CLKOUT and timer clock,
are reduced by the same ratio. The default form of the
instruction, when no clock divisor is given, is the standard
IDLE instruction.
executing instructions in as few as 300 CLKIN cycles.
processor clock. The external clock can continue running
during power-down without affecting the lowest power
rating and 300 CLKIN cycle recovery.
lator to save power (the processor automatically waits 4096
CLKIN cycles for the crystal oscillator to start and stabi-
lize), and letting the oscillator run to allow 300 CLKIN
cycle start-up.
(PWD) or the software power-down force bit.
tions to be executed before optionally powering down.
The power-down interrupt also can be used as a non-
maskable, edge-sensitive interrupt.
tinue where it left off or start with a clean context when
leaving the power-down state.
power-down.
processor has entered power-down.
IDLE (n);
ADSP-2183