ADSP-BF527BBCZ-5A Analog Devices Inc, ADSP-BF527BBCZ-5A Datasheet - Page 71
![ADSP-BF527 Processor,533Mhz,Ethernet,USB](/photos/6/71/67135/bc-289-2_sml.jpg)
ADSP-BF527BBCZ-5A
Manufacturer Part Number
ADSP-BF527BBCZ-5A
Description
ADSP-BF527 Processor,533Mhz,Ethernet,USB
Manufacturer
Analog Devices Inc
Series
Blackfin®r
Type
Fixed Pointr
Specifications of ADSP-BF527BBCZ-5A
Interface
DMA, Ethernet, I²C, PPI, SPI, SPORT, UART, USB
Clock Rate
533MHz
Non-volatile Memory
ROM (32 kB)
On-chip Ram
132kB
Voltage - I/o
1.8V, 2.5V, 3.3V
Voltage - Core
1.15V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
208-CSPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
ADZS-BF527-MPSKIT - BOARD EVAL MEDIA PLAYER BF527ADZS-BF527-EZLITE - BOARD EVAL ADSP-BF527
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADSP-BF527BBCZ-5A
Manufacturer:
ADI
Quantity:
190
Company:
Part Number:
ADSP-BF527BBCZ-5A
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-BF527BBCZ-5A
Manufacturer:
ADI/亚德诺
Quantity:
20 000
JTAG Test And Emulation Port Timing
Table 63
Table 63. JTAG Port Timing
1
2
3
Parameter
Timing Requirements
t
t
t
t
t
t
Switching Characteristics
t
t
System Inputs = DATA15–0, ARDY, SCL, SDA, PF15–0, PG15–0, PH15–0, RESET, NMI, BMODE3–0.
50 MHz Maximum
System Outputs = DATA15–0, ADDR19–1, ABE1–0, AOE, ARE, AWE, AMS3–0, SRAS, SCAS, SWE, SCKE, CLKOUT, SA10, SMS, SCL, SDA, PF15–0, PG15–0, PH15–0.
TCK
STAP
HTAP
SSYS
HSYS
TRSTW
DTDO
DSYS
ADSP-BF522/ADSP-BF523/ADSP-BF524/ADSP-BF525/ADSP-BF526/ADSP-BF527
and
OUTPUTS
SYSTEM
SYSTEM
INPUTS
TCK
TMS
TDO
Figure 42
TDI
TCK Period
TDI, TMS Setup Before TCK High
TDI, TMS Hold After TCK High
System Inputs Setup Before TCK High
System Inputs Hold After TCK High
TRST Pulse Width
TDO Delay from TCK Low
System Outputs Delay After TCK Low
describe JTAG port operations.
2
(measured in TCK cycles)
t
DSYS
t
DTDO
t
TCK
t
SSYS
Rev. B | Page 71 of 88 | May 2010
t
STAP
1
3
1
Figure 42. JTAG Port Timing
t
HTAP
t
HSYS
Min
20
4
4
12
5
4
1.8V Nominal
V
DDEXT
Max
10
12
Min
20
4
4
12
5
4
2.5/3.3V Nominal
V
DDEXT
Max
10
12
Unit
ns
ns
ns
ns
ns
TCK
ns
ns