5492GPIB B&K Precision, 5492GPIB Datasheet - Page 72
![no-image](/images/manufacturer_photos/0/0/90/b_k_precision_sml.jpg)
5492GPIB
Manufacturer Part Number
5492GPIB
Description
DMM BENCH 5 1/2DGT WITH GPIB CRD
Manufacturer
B&K Precision
Type
Digital (DMM)r
Specifications of 5492GPIB
Includes
Test Leads
Style
Bench
Display Digits
5.5
Display Type
VFD, Dual
Display Count
120000
Function
Voltage, Current, Resistance, Frequency
Functions, Extra
Continuity, dB, Diode Test
Features
Hold, Min/Max, RS-232 Port
Ranging
Auto/Manual
Response
True RMS
Accuracy
+/- 0.012 %
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
7-4-3 Status Reporting
!
The meter status registers conform to the SCPI and IEEE-488.2 standards.
OPER RQS/ MSS
Bit 0 - 1 are not used.
Bit 2 ( ERRQ ) - This bit indicates whether or not the Error Queue is empty.
Bit 3 ( QUES ) - Summarizes the Questionable Data/Signal Status Event
Bit 4 ( MAV ) - Summarizes the Output Queue. It ’ s set to 1 when the Output
Bit 5 (ESB ) - Summarizes the Standard Event Status Register ( ESR ).
Bit 6 ( RQS MSS ) - Requesting service and Master summary status. When
Bit 7 (OPER) - Summarizes the Operation Status Event Register. It ’ s set to 1,
Note :
Bit7
Status Byte Register ( STB)
2. The register is cleared at power up.
1. The Status Byte Register can be read with either a serial poll or the *
STB? query.
Bit6
It ’ s set to 1 when one or more enable ESR bits are 1.
RQS bit is set to 1, the meter asserts the SRQ control line on the
IEEE-488 interface. You can do a serial poll to read the Status Byte
Register. When *STB? is used to read the Status Byte Register, the
MSS bit indicates the Master summary status.
when one or more enable Operation Status Event Register are set to
TRUE.
Register. It ’ s set to 1 when one or more enable Questionable
Event Register are set to TRUE.
Queue is not empty.
It ’ s set to 1 when the Error Queue is not empty.
ESB
Bit5
MAV
Bit4
72
QUES
Bit3
ERRQ
Bit2
Bit1
0
Bit0
0