WM8983GEFL/RV Wolfson Microelectronics, WM8983GEFL/RV Datasheet - Page 23

Audio CODECs Mbl Multimedia CODEC w/ 1W Speaker Driver

WM8983GEFL/RV

Manufacturer Part Number
WM8983GEFL/RV
Description
Audio CODECs Mbl Multimedia CODEC w/ 1W Speaker Driver
Manufacturer
Wolfson Microelectronics
Datasheets

Specifications of WM8983GEFL/RV

Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
QFN-32
Minimum Operating Temperature
- 25 C

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
WM8983GEFL/RV
Manufacturer:
RENESAS
Quantity:
2 700
Part Number:
WM8983GEFL/RV
Manufacturer:
WM
Quantity:
3 058
Part Number:
WM8983GEFL/RV
Manufacturer:
WOLFS0N
Quantity:
20 000
Production Data
Figure 12 Typical Power up Sequence Where DCVDD is Powered Before AVDD1
w
Table 2 Typical POR Operation (Typical Simulated Values)
Notes:
Figure 12 shows a typical power-up sequence where DCVDD comes up first. First it is assumed that
DCVDD is already up to specified operating voltage. When AVDD1 goes above the minimum
threshold, V
chip is held in reset. In this condition, all writes to the control interface are ignored. When AVDD1
rises to V
control interface may take place.
On power down, where DCVDD falls first, PORB is asserted low whenever DCVDD drops below the
minimum threshold V
1.
2.
3.
SYMBOL
V
V
V
V
V
pora_on
pora_off
pord_on
pord_off
If AVDD1 and DCVDD suffer a brown-out (i.e. drop below the minimum recommended
operating level but do not go below V
resume normal operation when the voltage is back to the recommended level again.
The chip will enter reset at power down when AVDD1 or DCVDD falls below V
This may be important if the supply is turned on and off frequently by a power management
system.
The minimum t
specification is guaranteed by design rather than test.
pora
pora_on
pora
, there is enough voltage for the circuit to guarantee PORB is asserted low and the
, PORB is released high and all registers are in their default state and writes to the
MIN
0.4
0.9
0.4
0.5
0.4
por
pord_off
period is maintained even if DCVDD and AVDD1 have zero rise time. This
TYP
0.6
1.2
0.6
0.7
0.6
.
MAX
0.8
1.6
0.8
0.9
0.8
UNIT
V
V
V
V
V
pora_off
or V
pord_off
) then the chip will not reset and will
PD Rev 4.0 November 2006
pora_off
WM8983
or V
pord_off
23
.

Related parts for WM8983GEFL/RV