CY28447LFXC Silicon Laboratories Inc, CY28447LFXC Datasheet - Page 11

• Manufacturer Part Number: CY28447LFXC
• Description: Clock Generators & Support Products Calistoga System Clk Extra SRC Output
• Manufacturer: Silicon Laboratories Inc

Specifications of CY28447LFXC

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Rev 1.0, November 20, 2006
PD (Power-down) Clarification
The VTT_PWRGD# /PD pin is a dual-function pin. During
initial power-up, the pin functions as VTT_PWRGD#. Once
VTT_PWRGD# has been sampled LOW by the clock chip, the
pin assumes PD functionality. The PD pin is an asynchronous
active HIGH input used to shut off all clocks cleanly prior to
shutting off power to the device. This signal is synchronized
internal to the device prior to powering down the clock synthe-
sizer. PD is also an asynchronous input for powering up the
system. When PD is asserted HIGH, all clocks need to be
driven to a LOW value and held prior to turning off the VCOs
and the crystal oscillator.
PD (Power-down) Assertion
When PD is sampled HIGH by two consecutive rising edges
of CPUC, all single-ended outputs will be held LOW on their
next HIGH-to-LOW transition and differential clocks must be
held HIGH or tri-stated (depending on the state of the control
register drive mode bit) on the next diff clock# HIGH-to-LOW
transition within 4 clock periods. When the SMBus PD drive
mode bit corresponding to the differential (CPU, SRC, and
DOT) clock output of interest is programmed to ‘0’, the clock
outputs are held with “Diff clock” pin driven HIGH at 2 x Iref,
and “Diff clock#” tri-state. If the control register PD drive mode
CPUC, 133MHz
CPUT, 133MHz
SRCC 100MHz
SRCT 100MHz
PCI, 33 MHz
USB, 48MHz
DOT96C
DOT96T
CPUC, 133MHz
CPUT, 133MHz
SRCC 100MHz
SRCT 100MHz
USB, 48MHz
PCI, 33MHz
REF
PD
DOT96C
DOT96T
REF
Figure 5. Power-down Deassertion Timing Waveform
PD
Figure 4. Power-down Assertion Timing Waveform
<300 μs, >200 mV
Tdrive_PWRDN#
<1.8 ms
Tstable
96_100_SSC will follow the DOT waveform is selected for
96 MHz and the SRC waveform when in 100-MHz mode.
PD Deassertion
The power-up latency is less than 1.8 ms. This is the time from
the deassertion of the PD pin or the ramping of the power
supply until the time that stable clocks are output from the
clock chip. All differential outputs stopped in a three-state
condition resulting from power down will be driven high in less
than 300 μs of PD deassertion to a voltage greater than
200 mV. After the clock chip’s internal PLL is powered up and
locked, all outputs will be enabled within a few clock cycles of
each other. Figure 5 is an example showing the relationship of
clocks coming up. It should be noted that 96_100_SSC will
follow the DOT waveform is selected for 96 MHz and the SRC
waveform when in 100-MHz mode.
bit corresponding to the output of interest is programmed to
“1”, then both the “Diff clock” and the “Diff clock#” are tri-state.
Note that Figure 4 shows CPUT = 133 MHz and PD drive
mode = ‘1’ for all differential outputs. This diagram and
description is applicable to valid CPU frequencies 100, 133,
166, and 200 MHz. In the event that PD mode is desired as
the initial power-on state, PD must be asserted HIGH in less
than 10 μs after asserting Vtt_PwrGd#. It should be noted that
CY28447
Page 11 of 21