CY28447LFXC Silicon Laboratories Inc, CY28447LFXC Datasheet - Page 6

• Manufacturer Part Number: CY28447LFXC
• Description: Clock Generators & Support Products Calistoga System Clk Extra SRC Output
• Manufacturer: Silicon Laboratories Inc

Specifications of CY28447LFXC

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Rev 1.0, November 20, 2006
Byte 3: Control Register 3
Byte 4: Control Register 4
Byte 5: Control Register 5
Bit
Bit
Bit
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
@Pup
@Pup
@Pup
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
LCD_96_100M[T/C]
SRC[T/C][9:1]
DOT96[T/C]
RESERVED
RESERVED
CPU[T/C]2
CPU[T/C]1
CPU[T/C]0
CPU[T/C]2
CPU[T/C]1
CPU[T/C]0
CPU[T/C]2
SRC[T/C]
Name
PCIF0
Name
SRC7
SRC6
SRC5
SRC4
SRC3
SRC2
SRC1
SRC0
Name
CPU[T/C]2 Stop Drive Mode
CPU[T/C]1 Stop Drive Mode
CPU[T/C]0 Stop Drive Mode
CPU[T/C]2 PWRDWN Drive Mode
Allow control of SRC[T/C]7 with assertion of PCI_STP# or SW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
Allow control of SRC[T/C]6 with assertion of PCI_STP# or SW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
Allow control of SRC[T/C]5 with assertion of PCI_STP# or SW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
Allow control of SRC[T/C]4 with assertion of PCI_STP# or SW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
Allow control of SRC[T/C]3 with assertion of PCI_STP# or SW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
Allow control of SRC[T/C]2 with assertion of PCI_STP# or SW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
Allow control of SRC[T/C]1 with assertion of PCI_STP# or SW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
Allow control of SRC[T/C]0 with assertion of PCI_STP# or SW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
LCD_96_100M[T/C] PWRDWN Drive Mode
0 = Driven in PWRDWN, 1 = Tri-state
DOT PWRDWN Drive Mode
0 = Driven in PWRDWN, 1 = Tri-state
RESERVED, Set = 0
RESERVED, Set = 0
Allow control of PCIF0 with assertion of SW and HW PCI_STP#
0 = Free running, 1 = Stopped with PCI_STP#
Allow control of CPU[T/C]2 with assertion of CPU_STP#
0 = Free running, 1 = Stopped with CPU_STP#
Allow control of CPU[T/C]1 with assertion of CPU_STP#
0 = Free running, 1 = Stopped with CPU_STP#
Allow control of CPU[T/C]0 with assertion of CPU_STP#
0 = Free running, 1 = Stopped with CPU_STP#
SRC[T/C] Stop Drive Mode
0 = Driven when PCI_STP# asserted,1 = Tri-state when PCI_STP#
asserted
0 = Driven when CPU_STP# asserted,1 = Tri-state when CPU_STP#
asserted
0 = Driven when CPU_STP# asserted,1 = Tri-state when CPU_STP#
asserted
0 = Driven when CPU_STP# asserted,1 = Tri-state when CPU_STP#
asserted
SRC[T/C][9:1] PWRDWN Drive Mode
0 = Driven when PD asserted,1 = Tri-state when PD asserted
0 = Driven when PD asserted,1 = Tri-state when PD asserted
Description
Description
Description
CY28447
Page 6 of 21