DS2152LN Maxim Integrated Products, DS2152LN Datasheet - Page 56
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
DS2152LN
Manufacturer Part Number
DS2152LN
Description
Network Controller & Processor ICs
Manufacturer
Maxim Integrated Products
Datasheet
1.DS2152L.pdf
(97 pages)
Specifications of DS2152LN
Product
Framer
Number Of Transceivers
1
Data Rate
2.048 Mbps
Supply Voltage (max)
5.25 V
Supply Voltage (min)
4.75 V
Supply Current (max)
75 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Package / Case
LQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
DS2152
11.3 Minimum Delay Synchronous RSYSCLK/TSYSCLK Mode
In applications where the DS2152 is connected to backplanes that are frequency-locked to the recovered
T1 clock (i.e., the RCLK output), the full two-frame depth of the on-board elastic stores is really not
needed. In fact, in some delay-sensitive applications the normal two-frame depth may be excessive. If the
CCR3.7 bit is set to 1, then the receive elastic store (and also the transmit elastic store if it is enabled) will
be forced to a maximum depth of 32 bits instead of the normal 386 bits. In this mode, RSYSCLK and
TSYSCLK must be tied together and they must be frequency-locked to RCLK. All the slip contention
logic in the DS2152 is disabled (since slips cannot occur). Also, since the buffer depth is no longer two
frames deep, the DS2152 must be set up to source a frame pulse at the RSYNC pin and this output must
be tied to the TSSYNC input. On power-up after the RSYSCLK and TSYSCLK signals have locked to
the RCLK signal, the elastic store reset bit (CCR3.6) should be toggled from 0 to 1 to ensure proper
operation.
56 of 97