JS28F320J3F75A NUMONYX, JS28F320J3F75A Datasheet - Page 55

• Manufacturer Part Number: JS28F320J3F75A
• Description: PARALLEL NOR
• Manufacturer: NUMONYX

Numonyx
Figure 22: Set Block Lock-Bit Flowchart
March 2010
208032-02
®
Embedded Flash Memory (J3 65 nm) Single Bit per Cell (SBC)
FULL STATUS CHECK PROCEDURE
Set Lock-Bit Complete
Read Status Register
Read Status Register
Data (See Above)
Check if Desired
Block Address
Block Address
Set Lock-Bit
Successful
Write 60H,
Write 01H,
Full Status
SR.4,5 =
SR.7 =
SR.3 =
SR.4 =
Start
0
0
0
1
0
1
1
1
Command Sequence
Voltage Range Error
Set Lock-Bit Error
Error
Repeat for subsequent lock-bit operations.
Full status check can be done after each lock-bit set operation or after
a sequence of lock-bit set operations.
Write FFH after the last lock-bit set operation to place device in read
array mode.
SR.5, SR.4 and SR.3 are only cleared by the Clear Status Register
command, in cases where multiple lock-bits are set before full status is
checked.
If an error is detected, clear the status register before attempting retry
or other error recovery.
Operation
Operation
Standby
Standby
Standby
Standby
Write
Write
Read
Bus
Bus
Set Block Lock-Bit
Set Block Lock-Bit
Command
Command
Confirm
Setup
Check SR.3
1 = Programming Voltage Error
Check SR.4, 5
Both 1 = Command Sequence
Check SR.4
1 = Set Lock-Bit Error
Error
Detect
Data = 60H
Addr =Block Address
Data = 01H
Addr = Block Address
Status Register Data
Check SR.7
1 = WSM Ready
0 = WSM Busy
Comments
Comments
Datasheet
55