XC2S300E-6PQ208I Xilinx Inc, XC2S300E-6PQ208I Datasheet - Page 45
![no-image](/images/no-image-200.jpg)
XC2S300E-6PQ208I
Manufacturer Part Number
XC2S300E-6PQ208I
Description
FPGA Spartan®-IIE Family 300K Gates 6912 Cells 357MHz 0.15um Technology 1.8V 208-Pin PQFP
Manufacturer
Xilinx Inc
Datasheet
1.XC2S50E-6TQG144C.pdf
(108 pages)
Specifications of XC2S300E-6PQ208I
Package
208PQFP
Family Name
Spartan®-IIE
Device Logic Cells
6912
Device Logic Units
1536
Device System Gates
300000
Maximum Internal Frequency
357 MHz
Typical Operating Supply Voltage
1.8 V
Maximum Number Of User I/os
146
Ram Bits
65536
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC2S300E-6PQ208I
Manufacturer:
XILINX
Quantity:
898
CLB Switching Characteristics
Delays originating at F/G inputs vary slightly according to the input used. The values listed below are worst-case. Precise
values are provided by the timing analyzer.
DS077-3 (v2.3) June 18, 2008
Product Specification
Combinatorial Delays
Sequential Delays
Setup/Hold Times with Respect to Clock CLK
Clock CLK
Set/Reset
T
T
T
F5INCK
T
T
IF5CK
IF6CK
T
CECK
T
DICK
RCK
ICK
T
Symbol
T
T
T
T
T
T
T
F
IFNCTL
T
T
T
T
F5INY
T
BYYB
CKLO
RPW
IF5X
IF6Y
CKO
TOG
ILO
IF5
CH
RQ
CL
/ T
/ T
/ T
/ T
/ T
/ T
/ T
CKI
CKIF5
CKF5IN
CKIF6
CKDI
CKCE
CKR
R
4-input function: F/G inputs to X/Y outputs
5-input function: F/G inputs to F5 output
5-input function: F/G inputs to X output
6-input function: F/G inputs to Y output via F6 MUX
6-input function: F5IN input to Y output
Incremental delay routing through transparent latch to
XQ/YQ outputs
BY input to YB output
FF clock CLK to XQ/YQ outputs
Latch clock CLK to XQ/YQ outputs
4-input function: F/G inputs
5-input function: F/G inputs
6-input function: F5IN input
6-input function: F/G inputs via F6 MUX
BX/BY inputs
CE input
SR/BY inputs (synchronous)
Pulse width, High
Pulse width, Low
Pulse width, SR/BY inputs
Delay from SR/BY inputs to XQ/YQ outputs
(asynchronous)
Toggle frequency (for export control)
Description
www.xilinx.com
Spartan-IIE FPGA Family: DC and Switching Characteristics
0.52 / 0
1.0 / 0
1.4 / 0
0.8 / 0
1.5 / 0
0.7 / 0
0.7 / 0
0.18
0.04
0.18
Min
0.3
0.3
0.3
0.3
0.3
1.3
1.3
2.1
0.3
-
-
-7
Speed Grade
Max
0.42
0.46
400
0.8
0.8
0.9
0.2
0.7
0.9
0.9
0.9
-
-
-
-
-
-
-
-
-
-
1.1 / 0
1.5 / 0
0.8 / 0
1.6 / 0
0.8 / 0
0.7 / 0
0.6 / 0
0.18
0.04
0.18
Min
0.3
0.3
0.3
0.3
0.3
1.4
1.4
2.4
0.3
-
-
-6
Max
0.47
0.22
0.51
357
0.9
0.9
1.0
0.8
1.0
1.0
1.0
-
-
-
-
-
-
-
-
-
-
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
45