XC2VP7-5FFG672C Xilinx Inc, XC2VP7-5FFG672C Datasheet - Page 37
![FPGA Virtex-II Pro™ Family 11088 Cells 1050MHz 0.13um/90nm (CMOS) Technology 1.5V 672-Pin FCBGA](/photos/6/74/67431/xc2vp7-5ffg672c_sml.jpg)
XC2VP7-5FFG672C
Manufacturer Part Number
XC2VP7-5FFG672C
Description
FPGA Virtex-II Pro™ Family 11088 Cells 1050MHz 0.13um/90nm (CMOS) Technology 1.5V 672-Pin FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-II Pror
Datasheet
1.XC2VP20-5FGG676C.pdf
(430 pages)
Specifications of XC2VP7-5FFG672C
Package
672FCBGA
Family Name
Virtex-II ProÂ
Device Logic Units
11088
Number Of Registers
9856
Maximum Internal Frequency
1050 MHz
Typical Operating Supply Voltage
1.5 V
Maximum Number Of User I/os
396
Ram Bits
811008
Number Of Logic Elements/cells
11088
Number Of Labs/clbs
1232
Total Ram Bits
811008
Number Of I /o
396
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1370
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC2VP7-5FFG672C
Manufacturer:
XILINX
Quantity:
745
- Current page: 37 of 430
- Download datasheet (4Mb)
This DDR mechanism can be used to mirror a copy of the
clock on the output. This is useful for propagating a clock
along the data that has an identical delay. It is also useful for
multiple clock generation, where there is a unique clock
driver for every clock load. Virtex-II Pro devices can pro-
duce many copies of a clock with very little skew.
Each group of two registers has a clock enable signal (ICE
for the input registers, OCE for the output registers, and
TCE for the 3-state registers). The clock enable signals are
active High by default. If left unconnected, the clock enable
for that storage element defaults to the active state.
Each IOB block has common synchronous or asynchronous
set and reset (SR and REV signals). Two neighboring IOBs
have a shared routing resource connecting the ICLK and
OTCLK pins on pairs of IOBs. If two adjacent IOBs using
DDR registers do not share the same clock signals on their
clock pins (ICLK1, ICLK2, OTCLK1, and OTCLK2), one of
the clock signals will be unroutable.
The IOB pairing is identical to the LVDS IOB pairs. Hence,
the package pin-out table can also be used for pin assign-
ment to avoid conflict.
SR forces the storage element into the state specified by the
SRHIGH or SRLOW attribute. SRHIGH forces a logic 1.
SRLOW forces a logic “0”. When SR is used, a second input
DS083 (v4.7) November 5, 2007
Product Specification
R
DCM
0°
D1
D2
CLK1
CLK2
Q1
Q2
Figure 20: Double Data Rate Registers
DDR MUX
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Functional Description
FDDR
www.xilinx.com
Q
(REV) forces the storage element into the opposite state. The
reset condition predominates over the set condition. The ini-
tial state after configuration or global initialization state is
defined by a separate INIT0 and INIT1 attribute. By default,
the SRLOW attribute forces INIT0, and the SRHIGH attribute
forces INIT1.
For each storage element, the SRHIGH, SRLOW, INIT0,
and INIT1 attributes are independent. Synchronous or
asynchronous set / reset is consistent in an IOB block.
All the control signals have independent polarity. Any
inverter placed on a control input is automatically absorbed.
Each register or latch, independent of all other registers or
latches, can be configured as follows:
•
•
•
•
•
•
•
The synchronous reset overrides a set, and an asynchro-
nous clear overrides a preset.
Refer to
180° 0°
DCM
No set or reset
Synchronous set
Synchronous reset
Synchronous set and reset
Asynchronous set (preset)
Asynchronous reset (clear)
Asynchronous set and reset (preset and clear)
Figure
21.
D1
D2
CLK1
CLK2
Q1
Q2
DDR MUX
FDDR
DS083-2_26_122001
Q
Module 2 of 4
26
Related parts for XC2VP7-5FFG672C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC2VP7-5FFG896C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 896-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-5FGG456I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 456-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-6FGG456C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 456-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-6FFG672C](/photos/6/74/67434/xc2vp7-6ffg672c_tmb.jpg)
Part Number:
Description:
IC VIRTEXIIPRO FPGA 11K 672FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-5FFG672I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-5FFG896I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 896-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-6FFG896C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 896-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-6FGG456I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 456-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-7FGG456C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 456-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-6FFG672I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-7FFG672C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-6FFG896I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 896-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-7FFG896C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 896-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-5FF672I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 672FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC2VP7-6FF672I](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX-II PRO 672FFBGA
Manufacturer:
Xilinx Inc
Datasheet: