XC3S250E-4PQG208C Xilinx Inc, XC3S250E-4PQG208C Datasheet - Page 73

• Manufacturer Part Number: XC3S250E-4PQG208C
• Description: FPGA Spartan®-3E Family 250K Gates 5508 Cells 572MHz 90nm (CMOS) Technology 1.2V 208-Pin PQFP
• Manufacturer: Xilinx Inc
• Series: Spartan™-3Er

Specifications of XC3S250E-4PQG208C

• Package: 208PQFP
• Family Name: Spartan®-3E
• Device Logic Cells: 5508
• Device Logic Units: 612
• Device System Gates: 250000
• Number Of Registers: 4896
• Maximum Internal Frequency: 572 MHz
• Typical Operating Supply Voltage: 1.2 V
• Maximum Number Of User I/os: 158
• Ram Bits: 221184
• Number Of Logic Elements/cells: 5508
• Number Of Labs/clbs: 612
• Total Ram Bits: 221184
• Number Of I /o: 158
• Number Of Gates: 250000
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 208-BFQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 122-1483

Table 50: Serial Master Mode Connections
DS312-2 (v3.8) August 26, 2009
Product Specification
Pin Name
HSWAP
M[2:0]
DIN
CCLK
DOUT
INIT_B
DONE
PROG_B
P
R
bidirectional
bidirectional
Open-drain
Open-drain
Direction
Output
Output
FPGA
Input
Input
Input
Input
I/O
I/O
User I/O Pull-Up Control. When Low during
configuration, enables pull-up resistors in all
I/O pins to respective I/O bank V
0: Pull-ups during configuration
1: No pull-ups
Mode Select. Selects the FPGA
configuration mode. See
Considerations for the HSWAP, M[2:0],
and VS[2:0]
Serial Data Input.
Configuration Clock. Generated by FPGA
internal oscillator. Frequency controlled by
ConfigRate bitstream generator option. If
CCLK PCB trace is long or has multiple
connections, terminate this output to
maintain signal integrity. See
Considerations.
Serial Data Output.
Initialization Indicator. Active Low. Goes
Low at start of configuration during
Initialization memory clearing process.
Released at end of memory clearing, when
mode select pins are sampled. Requires
external 4.7 kΩ pull-up resistor to VCCO_2.
FPGA Configuration Done. Low during
configuration. Goes High when FPGA
successfully completes configuration.
Requires external 330 Ω pull-up resistor to
2.5V.
Program FPGA. Active Low. When asserted
Low for 500 ns or longer, forces the FPGA to
restart its configuration process by clearing
configuration memory and resetting the
DONE and INIT_B pins once PROG_B
returns High. Recommend external 4.7 kΩ
pull-up resistor to 2.5V. Internal pull-up value
may be weaker (see
externally with a 3.3V output, use an
open-drain or open-collector driver or use a
current limiting series resistor.
Pins.
Description
Table
Design
78). If driving
CCLK Design
www.xilinx.com
CCO
input.
Drive at valid logic level
throughout configuration.
M2 = 0, M1 = 0, M0 = 0.
Sampled when INIT_B goes
High.
Receives serial data from
PROM’s D0 output.
Drives PROM’s CLK clock input.
Actively drives. Not used in
single-FPGA designs. In a
daisy-chain configuration, this pin
connects to DIN input of the next
FPGA in the chain.
Connects to PROM’s OE/RESET
input. FPGA clears PROM’s
address counter at start of
configuration, enables outputs
during configuration. PROM also
holds FPGA in Initialization state
until PROM reaches Power-On
Reset (POR) state. If CRC error
detected during configuration,
FPGA drives INIT_B Low.
Connects to PROM’s chip-enable
(CE) input. Enables PROM
during configuration. Disables
PROM after configuration.
Must be High during
configuration to allow
configuration to start. Connects
to PROM’s CF pin, allowing JTAG
PROM programming algorithm to
reprogram the FPGA.
During Configuration
Functional Description
User I/O
User I/O
User I/O
User I/O
User I/O
User I/O. If unused in
the application, drive
INIT_B High.
Pulled High via
external pull-up.
When High, indicates
that the FPGA
successfully
configured.
Drive PROG_B Low
and release to
reprogram FPGA.
After Configuration
73