MAX2390ETI+T Maxim Integrated Products, MAX2390ETI+T Datasheet

no-image

MAX2390ETI+T

Manufacturer Part Number
MAX2390ETI+T
Description
RF Receiver IC RECEIVERS ZERO-IF-EP
Manufacturer
Maxim Integrated Products
Datasheet
1.MAX2391ETI.pdf (33 pages)

Specifications of MAX2390ETI+T

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
The MAX2390–MAX2393/MAX2396/MAX2400/MAX2401
(referred to as the “MAX2390 family”) fully integrated
direct-conversion receiver ICs are designed for W-CDMA
and TD-SCDMA applications.
The MAX2390 family of receiver ICs have over 90dB of
dynamic gain control, and typical noise figure of 2.7dB
referred to LNA input. Each receiver consists of an ultra-
low-current low-noise amplifier (LNA) with on-chip output
matching and a two-step gain control. The zero-IF
demodulator has a differential circuit topology for mini-
mum LO leakage to receiver’s input. The channel selec-
tivity is done completely in the baseband section of the
receiver with an on-chip lowpass filter. The AGC section
has over 50dB of gain-control range. LO quadrature
generation is done on-chip through a divide-by-2
prescaler. The DC offset cancellation in the I/Q baseband
channels is done fully on-chip using a DC servo loop. To
quickly correct for large DC offset transients in minimal
time, very fast settling time is obtained by optimization of
the DC-offset-cancellation circuit’s time constant.
The MAX2390 family includes a 3-wire serial bus for con-
figuring the different receiver modes. They also include a
SHDN pin for full device shutdown. The receivers are
fabricated using an advanced high-frequency SiGe
BiCMOS process. The ICs operate from a single +2.7V to
+3.3V supply and are housed in a small 28-pin leadless
QFN-EP and thin QFN-EP packages (5mm x 5mm).
19-2754; Rev 2; 11/05
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
*EP = Exposed paddle. + Denotes lead-free package.
IMT2000 Handsets
UMTS Handsets
W-CDMA Band II (PCS)
Handsets
MAX2390ETI
MAX2391ETI
MAX2391ETI+ -40°C to +85°C
MAX2392ETI
MAX2392ETI+ -40°C to +85°C
MAX2393EGI
MAX2396EGI
MAX2400ETI
MAX2401ETI
MAX2401ETI+ -40°C to +85°C
PART
W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
TEMP RANGE
________________________________________________________________ Maxim Integrated Products
General Description
TD-SCDMA Handsets
W-CDMA TDD Handsets
W-CDMA Band III (DCS)
Handsets
28 Thin QFN-EP*
28 Thin QFN-EP*
28 Thin QFN-EP*
28 Thin QFN-EP*
28 Thin QFN-EP*
28 Thin QFN-EP*
28 Thin QFN-EP*
28 Thin QFN-EP*
PIN-PACKAGE
28 QFN-EP*
28 QFN-EP*
Applications
W-TDD/TD-SCDMA
W-CDMA Band III
W-CDMA Band III
W-CDMA Band II
W-CDMA Band II
IMT2000/UMTS
IMT2000/UMTS
IMT2000/UMTS
APPLICATION
TD-SCDMA
TD-SCDMA
Ordering Information/Selector Guide
♦ Fully Monolithic Direct-Conversion Receivers
♦ Eliminate External IF SAW + IF AGC + I/Q Demod
♦ Meet all 3GPP Receiver’s Standard Requirements
♦ Operate from a +2.7V to +3.3V Single Supply
♦ Over 90dB of RF+ Baseband Gain-Control Range
♦ Channel Selectivity Over 40dB
♦ Receiver Current Consumption ≈ 32mA
♦ On-Chip DC Offset Cancellation
♦ Compatible with Various CMOS Logic Levels
with at Least 3dB Margin on Eb/No
Pin Configurations continued at end of data sheet.
LNA_OUT
CHIP RATE (Mcps) RF BAND (MHz) SYNTHESIZER
G_LNA
BIAS
V
RF+
V
RF-
CC
CC
3.84 or 1.28
1
2
3
4
5
6
7
3.84
1.28
1.28
3.84
3.84
2.84
3.84
3.84
3.84
MAX2390–MAX2393/
LNA
28
INTERFACE
8
SERIAL
MAX2401
27
9
Functional Diagrams
26
10
Pin Configurations/
1930 to 1990
2110 to 2170
2110 to 2170
2010 to 2025
2010 to 2025
1900 to 1920
2110 to 2170
1930 to 1990
1805 to 1880
1805 to 1880
25
/2
11
TANK
12
24
13
23
INTEGER-N
PLL
14
22
Features
On-Chip
On-Chip
On-Chip
On-Chip
On-Chip
On-Chip
On-Chip
On-Chip
External
External
21
20
19
18
17
16
15
Q-
Q+
AGC
SHDN
LD
REFIN
V
CC
1

Related parts for MAX2390ETI+T

Image
Part Number
Description
Manufacturer
Datasheet
Request R
max2390
Part Number:
max2390
Description:
W-cdma/w-tdd/td-scdma Zero-if Receivers
Manufacturer:
Maxim Integrated Products, Inc.
Datasheet:
MAX2390.pdf (33 pages)
MAX23
Part Number:
MAX23
Description:
MAX CLIP
Manufacturer:
Aavid Thermalloy
Datasheet:
CLP-212T.pdf (40 pages)
MAX7528KCWP
Part Number:
MAX7528KCWP
Description:
MAX7528KCWPMaxim Integrated Products [CMOS Dual 8-Bit Buffered Multiplying DACs]
Manufacturer:
Maxim Integrated Products
Datasheet:
MAX7528KCWP.pdf (12 pages)
MAX3261CCJ
Part Number:
MAX3261CCJ
Description:
Single +5V, fully integrated, 1.25Gbps laser diode driver.
Manufacturer:
Maxim Integrated Products
Datasheet:
MAX3261CCJ.pdf (12 pages)
MAX3263CAG
Part Number:
MAX3263CAG
Description:
Single +5V, fully integrated, 155Mbps laser diode driver.
Manufacturer:
Maxim Integrated Products
Datasheet:
MAX3263CAG.pdf (12 pages)
MAX8809AETL+
Part Number:
MAX8809AETL+
Description:
VRD11/VRD10, K8 Rev F 2/3/4-Phase PWM Controllers with Integrated Dual MOSFET Drivers
Manufacturer:
Maxim Integrated Products
Datasheet:
MAX8809AETL.pdf (50 pages)
MAX1535CETJ+T
Part Number:
MAX1535CETJ+T
Description:
Highly Integrated Level 2 SMBus Battery Chargers
Manufacturer:
Maxim Integrated Products
Datasheet:
MAX1535CETJT.pdf (39 pages)
DS2741N+
Part Number:
DS2741N+
Description:
Current Monitor and Accumulator with Integrated Sense Resistor; ; Temperature Range: -40°C to +85°C
Manufacturer:
Maxim Integrated Products
MAX13450EAUD+T
Part Number:
MAX13450EAUD+T
Description:
TSSOP 14/A/RS-485 Transceivers with Integrated 100O/120O Termination Resis
Manufacturer:
Maxim Integrated Products
MAX13451EAUD+T
Part Number:
MAX13451EAUD+T
Description:
TSSOP 14/A/RS-485 Transceivers with Integrated 100O/120O Termination Resis
Manufacturer:
Maxim Integrated Products
MAX17497BATE+
Part Number:
MAX17497BATE+
Description:
QFN 16/A/AC-DC and DC-DC Peak-Current-Mode Converters with Integrated Step
Manufacturer:
Maxim Integrated Products
MAX17502FATB+T
Part Number:
MAX17502FATB+T
Description:
TDFN/A/65V, 1A, 600KHZ, SYNCHRONOUS STEP-DOWN REGULATOR WITH INTEGRATED SWI
Manufacturer:
Maxim Integrated Products
MAX1978EVKIT
Part Number:
MAX1978EVKIT
Description:
Integrated Temperature Controller f
Manufacturer:
Maxim Integrated Products
MAX2606EUT+
Part Number:
MAX2606EUT+
Description:
SOT23-6/I/45MHz to 650MHz, Integrated IF VCOs with Differential Output
Manufacturer:
Maxim Integrated Products
MAX2608EUT+
Part Number:
MAX2608EUT+
Description:
SOT23-6/I/45MHz to 650MHz, Integrated IF VCOs with Differential Output
Manufacturer:
Maxim Integrated Products

MAX2390ETI+T Summary of contents

Page 1

... Thin QFN-EP* MAX2401ETI+ -40°C to +85°C 28 Thin QFN-EP* *EP = Exposed paddle. + Denotes lead-free package. ________________________________________________________________ Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com. ♦ Fully Monolithic Direct-Conversion Receivers ♦ Eliminate External IF SAW + IF AGC + I/Q Demod ♦ ...

Page 2

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers ABSOLUTE MAXIMUM RATINGS V to GND ...........................................................-0.3V to +3.6V CC All Other Pins to GND.................................-0. LNA_IN ...........................................................................+15dBm Digital Input Current .........................................................±10mA Digital Output Open-Collector Current .................................1mA Continuous Power Dissipation (T = +70°C) A 28-Pin QFN ...

Page 3

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers DC ELECTRICAL CHARACTERISTICS (continued 2.7V to 3.3V (Note 1), G_LNA = G_MXR = V SHDN CC DH output ports are terminated into 50Ω, baseband I and Q outputs loaded with 10kΩ || ...

Page 4

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers AC ELECTRICAL CHARACTERISTICS (continued) (Devices tested on their respective evaluation kits (EV kits); LNA input port is driven with a 50Ω source; LNA output port is terminated with 50Ω load, mixer differential input port is driven through ...

Page 5

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers AC ELECTRICAL CHARACTERISTICS (continued) (Devices tested on their respective evaluation kits (EV kits); LNA input port is driven with a 50Ω source; LNA output port is terminated with 50Ω load, mixer differential input port is driven through ...

Page 6

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers AC ELECTRICAL CHARACTERISTICS (continued) (Devices tested on their respective evaluation kits (EV kits); LNA input port is driven with a 50Ω source; LNA output port is terminated with 50Ω load, mixer differential input port is driven through ...

Page 7

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers AC ELECTRICAL CHARACTERISTICS (continued) (Devices tested on their respective evaluation kits (EV kits); LNA input port is driven with a 50Ω source; LNA output port is terminated with 50Ω load, mixer differential input port is driven through ...

Page 8

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2390 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE 40.0 35.0 30 +85° +25° -40°C 25.0 A 20.0 15.0 10.0 5.0 IDLE 0 ...

Page 9

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers MAX2390 Typical Operating Characteristics (continued) (MAX2390 EV kit 2.8V, HGML mode (see CC SYNTHESIZER CLOSED-LOOP PHASE NOISE - 1960MHz 2.5mA OSC CP -50 -60 -70 -80 -90 -100 -110 -120 -130 ...

Page 10

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2391 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE HGML MODE +85° +25° -40° IDLE ...

Page 11

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers MAX2391 Typical Operating Characteristics (continued) (MAX2391 EV kit 2.8V, HGML mode (see CC SYNTHESIZER CLOSED-LOOP PHASE NOISE - 2140MHz 2.5mA OSC CP -50 -60 -70 -80 -90 -100 -110 -120 -130 ...

Page 12

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2392 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE HGML MODE +25° -40° IDLE 5 0 2.7 2.8 ...

Page 13

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers MAX2392 Typical Operating Characteristics (continued) (MAX2392 EV kit 2.8V, HGML mode (see CC VCO f AND k vs. V OSC VCO TUNE MAX2392 toc36 4150 275 4100 250 4050 225 4000 200 3950 175 3900 ...

Page 14

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2393 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE LG MODE +85° +25° -40° IDLE ...

Page 15

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers MAX2393 Typical Operating Characteristics (continued) (MAX2393 EV kit 2.8V, HGML mode (see CC SYNTHESIZER CLOSED-LOOP PHASE NOISE - 1910MHz 2.5mA OSC CP -50 -60 -70 -80 -90 -100 -110 -120 -130 ...

Page 16

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2396 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE HGHL MODE -40° +25° +85° ...

Page 17

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2400 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE HGML MODE -40° +25° +85° IDLE ...

Page 18

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers MAX2400 Typical Operating Characteristics (continued) (MAX2400 EV kit 2.8V, HGML mode (see CC DEMODULATOR GAIN AND NF vs. V 100 T = -40° +25° +85° ...

Page 19

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers (MAX2401 EV kit 2.8V, HGML mode (see CC SUPPLY CURRENT vs. SUPPLY VOLTAGE HGML MODE +85° +25° -40° IDLE ...

Page 20

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers MAX2401 Typical Operating Characteristics (continued) (MAX2401 EV kit 2.8V, HGML mode (see CC SYNTHESIZER CLOSED-LOOP PHASE NOISE - 1842.4MHz 2.5mA OSC CP -70 -80 -90 -100 -110 -120 -130 1 10 ...

Page 21

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers PIN NAME Supply Pin for I/Q Mixers. This pin must be bypassed to system ground as close to the pin as possible The ground vias for the bypass capacitor should not be shared by any ...

Page 22

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Pin Configuration/Functional Diagram for MAX2396/MAX2400 V CC RF+ RF- BIAS V CC G_LNA LNA_OUT 22 ______________________________________________________________________________________ SERIAL 1 INTERFACE MAX2396 /2 6 MAX2400 TANK /3 7 LNA ...

Page 23

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers W-CDMA FDD Receiver Operating Circuit (MAX2390/MAX2391/MAX2401) +2. RF+ RF- BIAS V CC +2.8V G_LNA LNA_OUT Rx Tx (FROM PA) ______________________________________________________________________________________ MAX5383 (6-PIN SOT) (OPTIONAL EXTERNAL AGC DAC, USES 3-WIRE INTERFACE) +2. ...

Page 24

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers RF+ RF- BIAS V CC +2.8V G_LNA LNA_OUT Rx TD- SCDMA Tx TD-SCDMA Tx GSM Rx GSM 24 ______________________________________________________________________________________ TD-SCDMA Receiver Operating Circuit (MAX2392) MAX5383 (6-PIN SOT) (OPTIONAL EXTERNAL AGC DAC, USES 3-WIRE ...

Page 25

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers RF+ 2 RF- 3 BIAS +2.8V 5 G_LNA 6 LNA_OUT 7 Rx TDD Tx TDD ______________________________________________________________________________________ W-TDD Receiver Operating Circuit (MAX2393) MAX5383 (6-PIN SOT) (OPTIONAL EXTERNAL AGC DAC, USES ...

Page 26

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers W-CDMA FDD Receiver Operating Circuit (External Synthesizer) +2. RF+ RF- BIAS V CC +2.8V G_LNA LNA_OUT Rx Tx (FROM PA) 26 ______________________________________________________________________________________ MAX5383 (6-PIN SOT) (OPTIONAL EXTERNAL AGC DAC, USES 3-WIRE INTERFACE) +2. ...

Page 27

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Detailed Description With the exception of the analog-input AGC, all func- tionality of these direct-conversion receivers can be controlled through the 3-wire serial interface (SPI™/QSPI™/MICROWIRE™ compatible). Register Definition All devices in this family have two programmable 20-bit ...

Page 28

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Table 1b. Register Defintion (MAX2396/MAX2400) MSB REGISTER NAME B15 B14 B13 B12 B11 B10 OPCNTRL CONFIG Data shifted in MSB first. X represents a “don’t care.” Set all (RESERVED) bits to 0. Table 2. Power-Up Default Register ...

Page 29

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Table 3. Operation Control Register (OPCNTRL, Address 1011) BIT POWER-UP (B0 = LSB) STATE B11, B10 ...

Page 30

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Table 4. Configuration Register (CONFIG, Address 1111) POWER-UP BIT STATE B11, B10 DC_CANCEL_EN 0 = disables the automatic DC-offset-cancellation circuit B2, ...

Page 31

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Table 5. Power-Down Modes POWER-DOWN MODES SHDN pin is HIGH, SHDN bit is ZERO. All blocks are OFF except serial bus and registers, which retain their values; a LOW on SHDN pin overrides SHDN bit. SHUTDOWN SHDN ...

Page 32

W-CDMA/W-TDD/TD-SCDMA Zero-IF Receivers Applications Information LNA and RFIN Matching The LNA requires a simple two-element 50Ω matching network at the input. Use the layout and matching net- work provided in the EV kit as a reference. The LNA input is ...

Page 33

... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 33 © 2005 Maxim Integrated Products ...

Related keywords