MT48LC4M32B2B5-7 IT:G Micron Technology Inc, MT48LC4M32B2B5-7 IT:G Datasheet - Page 46
![DRAM Chip SDRAM 128M-Bit 4Mx32 3.3V 90-Pin VFBGA Tray](/photos/7/23/72313/mfg557-90-vfbga_sml.jpg)
MT48LC4M32B2B5-7 IT:G
Manufacturer Part Number
MT48LC4M32B2B5-7 IT:G
Description
DRAM Chip SDRAM 128M-Bit 4Mx32 3.3V 90-Pin VFBGA Tray
Manufacturer
Micron Technology Inc
Type
SDRAMr
Datasheet
1.MT48LC4M32B2P-7G_TR.pdf
(67 pages)
Specifications of MT48LC4M32B2B5-7 IT:G
Density
128 Mb
Maximum Clock Rate
143 MHz
Package
90VFBGA
Address Bus Width
14 Bit
Operating Supply Voltage
3.3 V
Maximum Random Access Time
17|8|5.5 ns
Operating Temperature
-40 to 85 °C
Format - Memory
RAM
Memory Type
SDRAM
Memory Size
128M (4Mx32)
Speed
143MHz
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Package / Case
90-VFBGA
Organization
4Mx32
Address Bus
14b
Access Time (max)
17/8/5.5ns
Operating Supply Voltage (typ)
3.3V
Package Type
VFBGA
Operating Temp Range
-40C to 85C
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Supply Current
175mA
Pin Count
90
Mounting
Surface Mount
Operating Temperature Classification
Industrial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Table 18:
PDF: 09005aef80872800/Source: 09005aef80863355
128MbSDRAMx32_2.fm - Rev. L 1/09 EN
AC Characteristics
Parameter
Access time from CLK (pos. edge)
Address hold time
Address setup time
CLK high-level width
CLK low-level width
Clock cycle time
CKE hold time
CKE setup time
CS#, RAS#, CAS#, WE#, DQM hold time
CS#, RAS#, CAS#, WE#, DQM setup time
Data-in hold time
Data-in setup time
Data-out High-Z time
Data-out Low-Z time
Data-out hold time
ACTIVE to PRECHARGE command
ACTIVE to ACTIVE command period
AUTO REFRESH period
ACTIVE to READ or WRITE delay
Refresh period (4,096 rows)
Refresh period - Automotive (4,096 rows)
PRECHARGE command period
ACTIVE bank a to ACTIVE bank b command
Transition time
Write recovery time
Exit self refresh to ACTIVE command
Electrical Characteristics and Recommended AC Operating Conditions
Notes 5, 6, 7, 8, 9, 11 apply to the entire table; notes appear on page 48
CL = 3
CL = 2
CL = 1
CL = 3
CL = 2
CL = 1
CL = 3
CL = 2
CL = 1
Symbol
t
t
t
t
t
t
t
t
t
t
t
AC (3)
AC (2)
AC (1)
CK (3)
CK (2)
CK (1)
HZ (3)
HZ (2)
HZ (1)
t
t
REF
t
t
t
t
t
t
CMH
t
t
t
t
t
CKH
CMS
t
RCD
RRD
t
t
RAS
t
t
CKS
RFC
t
XSR
t
REF
WR
AH
DH
OH
CH
AS
DS
RC
RP
t
CL
LZ
46
T
AT
1 CLK+
12ns
Min
6ns
Micron Technology, Inc., reserves the right to change products or specifications without notice.
1.5
2.5
2.5
1.5
1.5
1.5
0.3
10
20
42
60
60
18
18
12
70
1
6
1
1
1
1
2
-6
120K
Max
5.5
7.5
5.5
7.5
1.2
17
17
64
16
1 CLK+
14ns
Min
2.75
2.75
7ns
2.5
0.3
10
20
42
70
70
20
20
14
70
Electrical Specifications
7
1
2
1
2
1
2
1
2
1
-7
©2001 Micron Technology, Inc. All rights reserved.
128Mb: x32 SDRAM
120K
Max
5.5
5.5
1.2
17
17
64
16
8
8
Units
t
ms
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
CK
ns
ns
Notes
23
23
23
10
10
10
25
24
27
20
7