IDT5T93GL161PFI IDT, Integrated Device Technology Inc, IDT5T93GL161PFI Datasheet - Page 12
![](/photos/31/27/312736/64pin_tqfp_sml.jpg)
IDT5T93GL161PFI
Manufacturer Part Number
IDT5T93GL161PFI
Description
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock Driverr
Datasheet
1.IDT5T93GL161PFI.pdf
(20 pages)
Specifications of IDT5T93GL161PFI
Number Of Clock Inputs
2
Mode Of Operation
Differential
Output Frequency
450MHz
Output Logic Level
LVDS
Operating Supply Voltage (min)
2.3V
Operating Supply Voltage (typ)
2.5V
Operating Supply Voltage (max)
2.7V
Package Type
TQFP
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
64
Quiescent Current
350mA
Lead Free Status / RoHS Status
Not Compliant
FSEL Operation for When Opposite Clock Dies
1. When the differential on the non-selected clock goes below the minimum DC differential, the outputs clock goes to an unknown state.
When this happens, the FSEL pin should be asserted in order to force selection of the new input clock. The output clock will start up after
a number of cycles of the newly-selected input clock.
2. The FSEL pin should stay asserted until the problem with the dead clock can be fixed in the system.
3. It is recommended that the FSEL be tied HIGH for systems that use only one input. If this is not possible, the user must guarantee that
the unused input have a differential greater than or equal to the minimum DC differential specified in the datasheet.
Selection of Input While Protecting Against When Opposite Clock Dies
1. If the user holds FSEL HIGH, the output will not be affected by the deselected input clock.
2. The output will immediately be driven to LOW once FSEL is asserted. This may cause glitching on the output. The output will restart
with the input clock selected by the SEL pin.
3. If the user decides to switch input clocks, the user must de-assert FSEL, then assert FSEL after toggling the SEL input pin. The output
will be driven LOW and will restart with the input clock selected by the SEL pin.
IDT™ LVDS GLITCHLESS CLOCK BUFFER TERABUFFER™ II
Qn - Qn
A
A
IDT5T93GL161
2.5V LVDS 1:16 GLITCHLESS CLOCK BUFFER TERABUFFER™ II
FSEL
1
2
SEL
- A
- A
1
2
12
IDT5T93GL161 REV. A SEPTEMBER 12, 2008
+V
V
-V
+V
V
-V
+V
V
-V
V
V
V
V
V
V
DIF
DIF
DIF
DIF
DIF
DIF
THI
THI
IH
IL
IH
IL
DIF
DIF
DIF
=0
=0
=0