LAN9312-NU Standard Microsystems (SMSC), LAN9312-NU Datasheet - Page 107
LAN9312-NU
Manufacturer Part Number
LAN9312-NU
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet
1.LAN9312-NU.pdf
(458 pages)
Specifications of LAN9312-NU
Number Of Primary Switch Ports
2
Operating Supply Voltage (typ)
3.3V
Fiber Support
No
Phy/transceiver Interface
MII
Power Supply Type
Analog
Data Rate (typ)
10/100Mbps
Vlan Support
Yes
Operating Temperature (max)
70C
Operating Temperature (min)
0C
Pin Count
128
Mounting
Surface Mount
Jtag Support
No
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Operating Temperature Classification
Commercial
Data Rate
100Mbps
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LAN9312-NU
Manufacturer:
Microchip Technology
Quantity:
10 000
- Current page: 107 of 458
- Download datasheet (5Mb)
High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9312
8.4.5
D[31:0] (OUTPUT)
END_SEL
nCS, nRD
A[4:2]
A[x:5]
PIO Burst Reads
In this mode, performance is improved by allowing up to 8 DWORD read cycles back-to-back. PIO
burst reads can be performed using Chip Select (nCS) or Read Enable (nRD). A PIO Burst Read
begins when both nCS and nRD are asserted. Either or both of these control signals must de-assert
between bursts for the period specified in
page
asserted and de-asserted in any order. Read data is valid as indicated in the functional timing diagram
in
Note: Fresh data is supplied each time A[2] toggles.
The endian select signal (END_SEL) has the same timing characteristics as the upper address lines.
Please refer to
specifications for PIO burst read operations.
Note: PIO burst reads are only supported for the RX Data FIFO. Burst reads from other registers are
Figure
446. The burst cycle ends when either or both nCS and nRD are de-asserted. They may be
not supported.
8.4.
Figure 8.4 Functional Timing for PIO Burst Read Operation
Section 15.5.5, "PIO Burst Read Cycle Timing," on page 446
VALID
DATASHEET
VALID
107
Table 15.9, “PIO Burst Read Cycle Timing Values,” on
VALID
VALID
VALID
VALID
VALID
VALID
VALID
Revision 1.7 (06-29-10)
for the AC timing
VALID
Related parts for LAN9312-NU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
USB CHIP
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
ULTRA FAST USB 2.0 MULTI-SLOT FLASH MEDI
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet:
Part Number:
Description:
Manufacturer:
Standard Microsystems (SMSC)
Datasheet: