TXC-06880BIOG Transwitch Corporation, TXC-06880BIOG Datasheet - Page 94
![no-image](/images/manufacturer_photos/0/6/675/transwitch_corporation_sml.jpg)
TXC-06880BIOG
Manufacturer Part Number
TXC-06880BIOG
Description
Manufacturer
Transwitch Corporation
Datasheet
1.TXC-06880BIOG.pdf
(122 pages)
Specifications of TXC-06880BIOG
Operating Supply Voltage (typ)
1.8/3.3V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
TXC-06880BIOG
Manufacturer:
SAMWHA
Quantity:
34 000
Envoy-CE2 Device
DATA SHEET
TXC-06880
2780
2784
2788
278C
2790
9 4 o f 12 2
(hex)
Addr
RW
RO
RW
RO
RW
RO
RW
RO
RW
RO
Mode
0
31-1
0
31-1
0
31-1
12-0
31-13
12-0
31-13
range
Bit
0
0
0
0
0
0
1FFF
0
1FFF
0
value after
Default
reset
-
Memory Maps and Bit Descriptions
Ingress FIFO Mode: This bit sets the FIFO mode for all Ingress FIFOs.
0 - Store and Forward Mode
1 - Streaming Mode
Reserved
Ingress FIFO LoopBack Enable: This bit sets the FIFO mode in
loopback mode. Packets from the Ingress FIFO will be loop backed onto
the Egress FIFO. Note: The output SPI-3 must be in slave mode.
This loopback can support a maximum of 800 Mbit/s.
Reserved
Ingress FIFO LoopBack Block SPI-3: If this bit is set to 1 with the
Ingress FIFO LoopBack enabled (Ingress FIFO LoopBack Enable = 1),
packet data looped back will not appear at the SPI-3 output interface.
When set to 0 and Ingress FIFO Loopback enabled, packet data will
loopback to the Egress FIFO and appear at the SPI-3 output interface.
Note: For this mode to work, the Output SPI-3 Enable pin needs to be
asserted.
Reserved
Flow Control High Threshold CMAC A: This register sets the high
threshold in multiples of 8 bytes, for Ports 0 to 7 (serviced by
Configurable MAC A), for generation of PAUSE frames or asserting raise
carrier. In the event one of the Ethernet port’s ingress FIFO (serviced by
Configurable MAC A) reaches this threshold, a Pause frame will be sent
or raise carrier will be asserted from that port.
Note: Automatic pause frame generation needs to be enabled.
Reserved
Flow Control Low Threshold CMAC A: This register sets the low
threshold in multiples of 8 bytes, for Ports 0 to 7 (serviced by
Configurable MAC A), to stop generation of PAUSE frames or de-
asserting raise carrier. In the event one of the Ethernet port’s ingress
FIFO (serviced by Configurable MAC A) reaches this threshold, when in
the pause frame generation state, further generation of Pause frames
will halt or raise carrier will be de-asserted from that port.
Note: Automatic pause frame generation needs to be enabled. Pause
frame generation state is reached once the Pause high threshold is
crossed.
Reserved
Description
-
PRELIMINARY TXC-06880-MB, Ed. 4
February 2005