TS68C429AVF E2V, TS68C429AVF Datasheet - Page 31

no-image

TS68C429AVF

Manufacturer Part Number
TS68C429AVF
Description
Manufacturer
E2V
Datasheet

Specifications of TS68C429AVF

Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
132
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TS68C429AVF
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS68C429AVF1
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
TS68C429AVFA
Manufacturer:
interpoint
Quantity:
33
Self-test Use
Memory MAP
2120A–HIREL–08/02
Address
0H
1H
2H
3H
4H
5H
6H
7H
The self-test destroys the content of the tested memory. So, it could be used after sys-
tem reset, during system initialization. Only one self-test (transmitters and receivers)
can be performed after a reset. If the self-test must be restarted, the reset must be acti-
vated (then released) before the new self-test start.
To program the self-test:
1. If the receiver self-test will be used:
2. If receiver self-test will be used and CLK-SYS is > 10 MHz:
3. Start self-test:
To read the self-test result, the user must:
1. poll the self-test register and wait for an end of test set to 1 (bits 8 to 10, bit 14)
2. read the self-test register again to have a valid result on bits 11, 12, 13, 15
bit 13: Result of Transmitter 3 self-test:
bit 14: 0: Receiver Label Control Matrix self-test is running,
bit 15: Result of receiver LCM self-test:
set to 1 LCMWE bits (for all receivers).
set to self-test register bit 5.
set to 1 self-test register bit 6 for Transmitter test,
set to 1 self-test register bit 7 for Receiver RAM test.
At this point, self-test is running. The test duration is:
710 CLK-SYS periods for Transmitter self-test,
2820 CLK-SYS periods for Receiver RAM test if self-test register bit 5 is 0,
5640 CLK-SYS periods for Receiver RAM test if self-test register bit 5 is 1.
then,
according to the tests which end at point 1.
Access
R/W
R/W
W
W
R
R
R
R
1: Self-test fail.
0: (if bit 10 is set to 1) self-test pass,
1: Self-test fail.
1: End of receiver Label Control Matrix self-test.
0: (if bit 14 is set to 1) self-test pass,
1: Self-test fail.
Register
Receiver-control-register
Gap-register
Message-buffer MSW
Message-buffer LSW
Receiver-control-register
Gap-register
Message-buffer MSW
Message-buffer LSW
Receiving channel 1
Receiving channel 2
TS68C429A
31

Related parts for TS68C429AVF