MCZ33780EG Freescale, MCZ33780EG Datasheet - Page 17

• Manufacturer Part Number: MCZ33780EG
• Manufacturer: Freescale

Specifications of MCZ33780EG

• Operating Supply Voltage (typ): 5/12/15/18/24V
• Operating Supply Voltage (min): 4.75/9V
• Operating Supply Voltage (max): 5.25/25V
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 16
• Lead Free Status / RoHS Status: Compliant

SPREAD SPECTRUM
interference (EMI) from the DBUS bus is due to the regular
periodic frequency of the data bits. At a steady bit rate, the
time period for each bit is the same, which results in a steady
fundamental frequency plus harmonics. This results in
undesired signals appearing at multiples of the frequency
that can be strong enough to interfere with a desired signal.
randomly changing the duration of each bit. This can
significantly reduce the amplitude by having the signal spend
a much smaller percentage of time at any specific frequency.
The signal strength of the fundamental and harmonics are
reduced directly by the percentage of time it spends on a
specific frequency. For instance, if the bit rate is 136 kbps,
there will be a harmonic at 680 kHz. If it is changed in
frequency so that only 1/10 of the bits are at the 136 kbps
rate, the signal energy at 680 kHz will be reduced by 90%.
spreading of the signal independently for each channel. This
is done in the Spread Spectrum (SS) Block Diagram shown
in
DnSSCTRL registers. There are 64 possible bit durations that
are equally spaced between the shortest and longest bit
times. Because they are evenly spaced by a time difference
and not by a frequency difference (the reciprocal of time), all
frequency domain parameters of the SS block are expressed
in units of time.
Analog Integrated Circuit Device Data
Freescale Semiconductor
Figure
The dominant source of radiated electromagnetic
A significant decrease of radiated EMI can be achieved by
A circuit to do this is included in this IC and can perform the
Spreading can be enabled by setting the SSENn bits in the
12.
OFFSET[8:0]
PRBS[1:0]
DEV[1:0]
PLLOFF
SSEN
Figure 12. Spread Spectrum Block Diagram
SSUD
Modulation
Frequency
Center
DAC
DAC
Spreader Logic
PLL Logic
VCO
used as the bit rate clock. Three cycles of this clock are used
to create each bit of data on the DBUS.
coming from the Center Frequency DAC (Digital-to-Analog
Converter) in
constant. The voltage coming from the Spreader DAC
changes the period in random steps to spread the signal. The
Phase Locked Loop (PLL)-derived changes are much slower
to update the period than the ones derived from the Spreader
Logic. This prevents the two “loops” from interacting with
each other.
PLL
variations in processing of the IC that would otherwise
change the average data rate (center frequency). It does this
by comparing a time reference derived from the clock signal
(4.0 MHz) to the period of the VCO output. If the ratio is not
correct, it will change the frequency of the VCO by changing
the digital value it sends to the Center Frequency DAC.
changes. It enters a fast update mode automatically anytime
the OFFSET register is written to using the SPI, or following
a reset. This fast acquisition mode consists of 64 VCO update
cycles (1.4 ms per update cycle) that last about 90 ms. This
is done to quickly adjust the center frequency after changes
have been made. After the fast acquisition, the PLL switches
frequency) of the signal coming from the VCO. The voltage
The output of the voltage-controlled oscillator (VCO) is
There are two voltages that control the period (1/
The PLL loop compensates for temperature drift and the
The PLL has fast and slow update rates for making these
VCO
Figure 12
FUNCTIONAL INTERNAL BLOCK DESCRIPTION
is used to keep the average period
CLK (4.0 MHz typ)
CLK_VCOn (408 kHz typ)
FUNCTIONAL DESCRIPTIONS
33780
17