PX1011B-EL1/N NXP Semiconductors, PX1011B-EL1/N Datasheet - Page 11

no-image

PX1011B-EL1/N

Manufacturer Part Number
PX1011B-EL1/N
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of PX1011B-EL1/N

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PX1011B-EL1/N
Manufacturer:
NXP
Quantity:
1 000
Part Number:
PX1011B-EL1/N
Manufacturer:
NXP
Quantity:
1 965
Part Number:
PX1011B-EL1/N,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
PX1011B-EL1/N,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
Table 13.
[1]
[2]
PX1011B_4
Product data sheet
PWRDWN[1:0]
00b
01b
10b
11b
TXIDLE = 0
TXIDLE = 1
Summary of power management state
8.6 Receiver detect
8.7 Loopback
Power management state
P0, normal operation
P0s, power saving state
P1, lower power state
illegal, PHY will enter P1
When the PHY is in the P1 state, it can be instructed to perform a receiver detection
operation to determine if there is a receiver at the other end of the link. Basic operation of
receiver detection is that the MAC requests the PHY to do a receiver detect sequence by
asserting RXDET_LOOPB. When the PHY has completed the receiver detect sequence,
it drives the RXSTATUS signals to the value of 011b if a receiver is present, and to 000b if
there is no receiver. Then the PHY will assert PHYSTATUS to indicate the completion of
receiver detect operation. The MAC uses the rising edge of PHYSTATUS to sample the
RXSTATUS signals and then de-asserts RXDET_LOOPB. A few cycles after the
RXDET_LOOPB de-asserts, the PHYSTATUS is also de-asserted.
The PHY supports an internal loopback from the PCI Express receiver to the transmitter
with the following characteristics.
The PHY retransmits each 10-bit data and control symbol exactly as received, without
applying scrambling or descrambling or disparity corrections, with the following rules:
Fig 5.
RXDET_LOOPB
RXSTATUS2,
RXSTATUS1,
RXSTATUS0
If a received 10-bit symbol is determined to be an invalid 10-bit code (i.e., no legal
translation to a control or data value possible), the PHY still retransmits the symbol
exactly as it was received.
If a SKP ordered set retransmission requires adding a SKP symbol to accommodate
timing tolerance correction, any disparity can be chosen for the SKP symbol.
PHYSTATUS
PWRDWN1,
PWRDWN0
RXCLK
TXCLK
Receiver detect - receiver present
000b
10b
Rev. 04 — 4 September 2009
Transmitter
on
idle
idle
-
[1]
[2]
[2]
Receiver
on
idle
idle
-
011b
TX PLL
on
on
on
-
PCI Express stand-alone X1 PHY
RXCLK
on
on
on
-
PX1011B
© NXP B.V. 2009. All rights reserved.
RX PLL/CDR
on
on
off
-
002aac173
11 of 30
000b

Related parts for PX1011B-EL1/N