PIC16F1823-I/SL Microchip Technology, PIC16F1823-I/SL Datasheet - Page 244
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC16F1823-I/SL
Manufacturer Part Number
PIC16F1823-I/SL
Description
3.5 KB Flash, 128 Bytes RAM, 32 MHz Int. Osc, 12 I/0, Enhanced Mid Range Core 14
Manufacturer
Microchip Technology
Series
PIC® XLP™ 16Fr
Datasheets
1.PIC16F722-ISS.pdf
(8 pages)
2.PIC12F1822T-ISN.pdf
(404 pages)
3.PIC12F1822T-ISN.pdf
(10 pages)
Specifications of PIC16F1823-I/SL
Core Processor
PIC
Core Size
8-Bit
Speed
32MHz
Connectivity
I²C, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
12
Program Memory Size
3.5KB (2K x 14)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
14-SOIC (3.9mm Width), 14-SOL
Core
PIC
Processor Series
PIC16F
Data Bus Width
8 bit
Maximum Clock Frequency
32 MHz
Data Ram Size
128 B
On-chip Adc
Yes
Number Of Programmable I/os
12
Number Of Timers
3
Operating Supply Voltage
2.3 V to 5.5 V
Operating Temperature Range
- 40 C to + 85 C
A/d Bit Size
10 bit
A/d Channels Available
8
Height
1.25 mm
Interface Type
I2C, SPI, USART
Length
8.65 mm
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.3 V
Width
3.9 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F1823-I/SL
Manufacturer:
MICROCHIP
Quantity:
30 000
Part Number:
PIC16F1823-I/SL
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
- Current page: 244 of 404
- Download datasheet (4Mb)
PIC12F/LF1822/PIC16F/LF1823
When one device is transmitting a logical one, or letting
the line float, and a second device is transmitting a log-
ical zero, or holding the line low, the first device can
detect that the line is not a logical one. This detection,
when used on the SCL line, is called clock stretching.
Clock stretching gives slave devices a mechanism to
control the flow of data. When this detection is used on
the SDA line, it is called arbitration. Arbitration ensures
that there is only one master device communicating at
any single time.
25.3.1
When a slave device has not completed processing
data, it can delay the transfer of more data through the
process of Clock Stretching. An addressed slave
device may hold the SCL clock line low after receiving
or sending a bit, indicating that it is not yet ready to con-
tinue. The master that is communicating with the slave
will attempt to raise the SCL line in order to transfer the
next bit, but will detect that the clock line has not yet
been released. Because the SCL connection is
open-drain, the slave has the ability to hold that line low
until it is ready to continue communicating.
Clock stretching allows receivers that cannot keep up
with a transmitter to control the flow of incoming data.
25.3.2
Each master device must monitor the bus for Start and
Stop bits. If the device detects that the bus is busy, it
cannot begin a new message until the bus returns to an
Idle state.
However, two master devices may try to initiate a trans-
mission on or about the same time. When this occurs,
the process of arbitration begins. Each transmitter
checks the level of the SDA data line and compares it
to the level that it expects to find. The first transmitter to
observe that the two levels don’t match, loses arbitra-
tion, and must stop transmitting on the SDA line.
For example, if one transmitter holds the SDA line to a
logical one (lets it float) and a second transmitter holds
it to a logical zero (pulls it low), the result is that the
SDA line will be low. The first transmitter then observes
that the level of the line is different than expected and
concludes that another transmitter is communicating.
The first transmitter to notice this difference is the one
that loses arbitration and must stop driving the SDA
line. If this transmitter is also a master device, it also
must stop driving the SCL line. It then can monitor the
lines for a Stop condition before trying to reissue its
transmission. In the meantime, the other device that
has not noticed any difference between the expected
and actual levels on the SDA line continues with its
original transmission. It can do so without any compli-
cations, because so far, the transmission appears
exactly as expected with no other transmitter disturbing
the message.
DS41413B-page 244
CLOCK STRETCHING
ARBITRATION
Preliminary
Slave Transmit mode can also be arbitrated, when a
master addresses multiple slaves, but this is less com-
mon.
If two master devices are sending a message to two dif-
ferent slave devices at the address stage, the master
sending the lower slave address always wins arbitra-
tion. When two master devices send messages to the
same slave address, and addresses can sometimes
refer to multiple slaves, the arbitration process must
continue into the data stage.
Arbitration usually occurs very rarely, but it is a neces-
sary process for proper multi-master support.
25.4
All MSSP1 I
shifted out MSb first. Six SFR registers and 2 interrupt
flags interface the module with the PIC
troller and user software. Two pins, SDA and SCL, are
exercised by the module to communicate with other
external I
25.4.1
All communication in I
byte is sent from a Master to a Slave or vice-versa, fol-
lowed by an Acknowledge bit sent back. After the 8th
falling edge of the SCL line, the device outputting data
on the SDA changes that pin to an input and reads in
an acknowledge value on the next clock pulse.
The clock signal, SCL, is provided by the master. Data
is valid to change while the SCL signal is low, and
sampled on the rising edge of the clock. Changes on
the SDA line while the SCL line is high define special
conditions on the bus, explained below.
25.4.2
There is language and terminology in the description
of I
I
used in the rest of this document without explana-
tion.
specification.
25.4.3
Selection of any I
forces the SCL and SDA pins to be open-drain. These
pins should be set by the user to inputs by setting the
appropriate TRIS bits.
25.4.4
The hold time of the SDA pin is selected by the SDAHT
bit of the SSP1CON3 register. Hold time is the time
SDA is held valid after the falling edge of SCL. Setting
the SDAHT bit selects a longer 300 ns minimum hold
time and may help on buses with large capacitance.
2
C. That word usage is defined below and may be
Note: Data is tied to output zero when an I
2
C communication that have definitions specific to
This table was adapted from the Philips I
I
BYTE FORMAT
DEFINITION OF I
SDA AND SCL PINS
SDA HOLD TIME
2
2
mode is enabled.
C devices.
C
2
Mode Operation
C communication is byte oriented and
2
C mode with the SSP1EN bit set,
2
C is done in 9-bit segments. A
2010 Microchip Technology Inc.
2
C TERMINOLOGY
®
microcon-
2
C™
2
C
Related parts for PIC16F1823-I/SL
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PIC16F1826-I/SO](/photos/6/76/67656/150-18-soic_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, SOIC-18
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1826-I/SS](/photos/6/81/68119/150-28-ssop_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, SSOP-20
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1826-I/P](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, DIP-18
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1827-I/ML](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1826-I/MV](/photos/12/13/121305/c04-152_mv_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1827-I/MV](/photos/12/13/121305/c04-152_mv_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1827-I/SS](/photos/6/81/68119/150-28-ssop_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, SSOP-20
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F727-E/P](/photos/6/61/66192/150-40-dip_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 20MHZ, DIP-40
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1827-I/MQ](/photos/18/99/189937/4243194_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F874-20/PQ](/photos/6/59/65984/150-44-pqfp_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 20MHZ, MQFP-44
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F690-E/ML](/photos/6/64/66481/c04-126_ml_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 20MHZ, QFN-20
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1826-I/MQ](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1526-I/PT](/photos/16/3/160367/tqfp-64_tmb.jpg)
Part Number:
Description:
MCU 14KB FLASH 768B RAM 64-TQFP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1827-E/MQ](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
7 KB Flash, 384 Bytes RAM, 32 MHz Int. Osc, 16 I/0, Enhanced Mid Range Core, Low
Manufacturer:
Microchip Technology
![PIC16F1937-E/MV](/photos/16/12/161286/qfn44_tmb.jpg)
Part Number:
Description:
14KB Flash, 512B RAM, 256B EEPROM, LCD, 1.8-5.5V 40 UQFN 5x5x0.5mm TUBE
Manufacturer:
Microchip Technology
Datasheet: