SC68C752BIB48-S NXP Semiconductors, SC68C752BIB48-S Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
SC68C752BIB48-S
Manufacturer Part Number
SC68C752BIB48-S
Description
Manufacturer
NXP Semiconductors
Datasheet
1.SC68C752BIB48-S.pdf
(48 pages)
Specifications of SC68C752BIB48-S
Transmit Fifo
64Byte
Receive Fifo
64Byte
Transmitter And Receiver Fifo Counter
Yes
Data Rate
5Mbps
Package Type
LQFP
Operating Supply Voltage (max)
5.5V
Mounting
Surface Mount
Pin Count
48
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Number Of Channels
2
Lead Free Status / RoHS Status
Compliant
NXP Semiconductors
SC68C752B_4
Product data sheet
6.6.1.1 Transmitter
6.6.1.2 Receiver
6.6.1 Single DMA transfers (DMA mode 0/FIFO disable)
6.6 DMA operation
There are two modes of DMA operation, DMA mode 0 or DMA mode 1, selected by
FCR[3].
In DMA mode 0 or FIFO disable (FCR[0] = 0) DMA occurs in single character transfers. In
DMA mode 1, multi-character (or block) DMA transfers are managed to relieve the
processor for longer periods of time.
Figure 10
When empty, the TXRDYn signal becomes active. TXRDYn will go inactive after one
character has been loaded into it.
RXRDYn is active when there is at least one character in the FIFO. It becomes inactive
when the receiver is empty.
Fig 10. TXRDYn and RXRDYn in DMA mode 0/FIFO disable
wrptr
wrptr
shows TXRDYn and RXRDYn in DMA mode 0/FIFO disable.
FIFO EMPTY
transmit
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs
Rev. 04 — 20 January 2010
TXRDYn
TXRDYn
location filled
at least one
rdptr
rdptr
FIFO EMPTY
receive
SC68C752B
© NXP B.V. 2010. All rights reserved.
location filled
RXRDYn
RXRDYn
at least one
002aaa232
15 of 48