ADV7183KST Analog Devices Inc, ADV7183KST Datasheet - Page 26

• Manufacturer Part Number: ADV7183KST
• Manufacturer: Analog Devices Inc

Specifications of ADV7183KST

• Adc/dac Resolution: 10b
• Screening Level: Commercial
• Package Type: LQFP
• Pin Count: 80
• Lead Free Status / RoHS Status: Not Compliant

ADV7183
NOTES
1
2
3
NOTES
1
2
3
4
5
6
7
Temporal Decimation Enable. Allows the user to enable/disable the temporal function. Configured using TDC[1:0] and TDR[3:0].
Temporal Decimation Control. Allows the user to select the suppression of selected fields of video.
Temporal Decimation Rate. Specifies how many fields/frames to be skipped before a valid one is output. As specified in the TDC[1:0] register.
Power Save Control. Allows a set of different power save modes to be selected.
Power Down Bit Priority. There are two ways to shut down the digital core; the Power-Down Bit sets which has higher priority.
Power Save Reference. Allows the user to enable/disable the internal analog reference.
Power Save for the LLC Clock Generator
Power Down. Disables the input pads and powers down the 27 MHz clock.
Timing Reacquire. Will cause the part to reaquire the video signal and is the software version of the ISO pin. If bit is set will clear itself on the next 27 MHz clock
Resets Digital Core and I
Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
TDE
TDC[1:0]
TDR[3:0]
RESERVED
Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
PSC[1:0]
PDBP
PS_REF
PS_CG
PWRDN
TRAQ
RESET
cycle.
1
2
6
4
7
3
1
5
3
2
0
0
1
2
C self-clearing bit.
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
1
Table XVIII. Temporal Decimation Register (Subaddress 0E)
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
1
Table XIX. Power Management Register (Subaddress 0F)
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
1
0
1
0
1
0
1
0
0
1
1
0
1
0
1
0
1
Disabled
Enabled
Suppress Frames; Start with Even Field
Suppress Frames; Start with Odd Field
Suppress Even Fields Only
Suppress Odd Fields Only
Skip None
Skip 1 Field/Frame
Skip 2 Fields/Frames
Skip 3 Fields/Frames
Skip 4 Fields/Frames
Skip 5 Fields/Frames
Skip 6 Fields/Frames
Skip 7 Fields/Frames
Skip 8 Fields/Frames
Skip 9 Fields/Frames
Skip 10 Fields/Frames
Skip 11 Fields/Frames
Skip 12 Fields/Frames
Skip 13 Fields/Frames
Skip 14 Fields/Frames
Skip 15 Fields/Frames
Set to Zero
Full Operation
CVBS Input Only
Digital Only
Power Save Mode
Power-Down Controller by Pin
Power-Down Controller by Bit
Reference Functional
Reference in Power Save Mode
Clock Generator Functional
CG in Power Save Mode
System Functional
Power-Down
Normal Operation
Require Video Signal
Resets Digital Core and I
2
C