ADV7183KST Analog Devices Inc, ADV7183KST Datasheet - Page 33

no-image

ADV7183KST

Manufacturer Part Number
ADV7183KST
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of ADV7183KST

Adc/dac Resolution
10b
Screening Level
Commercial
Package Type
LQFP
Pin Count
80
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV7183KST
Manufacturer:
AD
Quantity:
1 831
Part Number:
ADV7183KSTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
NOTES
1
2
3
4
NOTES
1
2
1
1
Peak White Update. Determines the gain based on measurements taken from the active video; this bit determines the rate of gain change. LAGC[1:0] must be set to
Average Brightness Active Lines. Allows the selection between two ranges of active video to determine the average brightness.
Max IRE. Sets the max I/p IRE level depending on the video standard.
Color Kill Enable. Allows the optional color kill function to be switched on or off.
HSync End. Allows the positioning of the HSync output within the video line.
HSync Begin. Allows the positioning of HSync output within the video line.
Using HSB[9:0] and HSE[9:0] the user can program the position and length of HSync output signal.
Using HSB[9:0] and HSE[9:0] the user can program the position and length of HSync output signal.
Bit Description
PW_UPD
AV_AL
MIRE[2:0]
RESERVED
CKE
RESERVED
the appropriate mode to enable peak white or average video in the first case.
Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
RESERVED
HSE[9:8]
HSB[9:8]
Bit Description
HSB[7:0]
Bit Description
HSE[7:0]
4
2
1
2
1
1
1
3
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
1
0
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
0
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
0
0
1
0
0
0
Table XLIV. Miscellaneous Gain Control Register (Subaddress 33)
Table XLVII. HSync Position Control 3 Register (Subaddress 36)
Table XLVI. HSync Position Control 2 Register (Subaddress 35)
Table XLV. HSync Position Control 1 Register (Subaddress 34)
0
1
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
0
0
1
1
1
0
0
0
1
0
1
0
1
0
1
1
0
0
1
0
1
0
0
1
0
1
1
1
Update Gain Once per Line
Update Gain Once per Field
Lines 33 to 310
Lines 33 to 270
PAL-133 NTSC-122
PAL-125 NTSC-115
PAL-120 NTSC-110
PAL-115 NTSC-105
PAL-110 NTSC-100
PAL-105 NTSC-100
PAL-100 NTSC-100
PAL-100 NTSC-100
Set to One
Color Kill Disabled
Color Kill Enabled
Set to One
Set to One
HSync ends after HSE[9:0] pixel after falling edge
of HSync.
HSync starts after HSB[9:0] pixel after the falling
edge of HSync.
ADV7183

Related parts for ADV7183KST