ADV7196AKS Analog Devices Inc, ADV7196AKS Datasheet

no-image

ADV7196AKS

Manufacturer Part Number
ADV7196AKS
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of ADV7196AKS

Adc/dac Resolution
11b
Screening Level
Commercial
Package Type
MQFP
Pin Count
52
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV7196AKS
Manufacturer:
ADI
Quantity:
300
Part Number:
ADV7196AKS
Manufacturer:
AD
Quantity:
73
Part Number:
ADV7196AKS
Manufacturer:
ADI/亚德诺
Quantity:
20 000
a
GENERAL DESCRIPTION
The ADV7196A is a triple high-speed, digital-to-analog encoder
on a single monolithic chip. It consists of three high-speed video
D/A converters with TTL-compatible inputs.
I
2
C is a registered trademark of Philips Corporation.
Multiformat Progressive Scan/HDTV
10-Bit Data Input, and Macrovision
Encoder with Three 11-Bit DACs,
HORIZONTAL
The ADV7196A has three separate 10-bit-wide input ports which
accept data in 4:4:4 10-bit YCrCb or RGB or 4:2:2 10-bit YCrCb.
This data is accepted in progressive scan format at 27 MHz or
HDTV format at 74.25 MHz or 74.1758 MHz. For any other
high-definition standard but SMPTE 293M, ITU-R BT.1358,
SMPTE274M or SMPTE296M the Async Timing Mode can be
used to input data to the ADV7196A. For all standards, external
horizontal, vertical, and blanking signals or EAV/SAV codes control
the insertion of appropriate synchronization signals into the digital
data stream and therefore the output signals.
The ADV7196A outputs analog YPrPb progressive scan format
complying to EIA-770.1, EIA-770.2; YPrPb HDTV complying
to EIA-770.3; RGB complying to RS-170/RS-343A.
The ADV7196A requires a single 3.3 V power supply, an
optional external 1.235 V reference and a 27 MHz clock in
Progressive Scan Mode or a 74.25 MHz (or 74.1758 MHz)
clock in HDTV mode.
In Progressive Scan Mode, a sharpness filter with programmable
gain allows high-frequency enhancement on the luminance signal.
Programmable Adaptive Filter Control, which may be used, allows
removal of ringing on the incoming Y data. The ADV7196A
supports CGMS-A data control generation and the Macrovision
Anticopy algorithm in 525p mode.
The ADV7196A is packaged in a 52-lead MQFP package.
BLANKING
VERTICAL
Cb0–Cb9
Cr0–Cr9
RESET
Y0–Y9
CLKIN
SYNC
SYNC
TEST PATTERN
CORRECTION
FUNCTIONAL BLOCK DIAGRAM
GENERATOR
GENERATOR
GAMMA
TIMING
DELAY
FILTER CONTROL
FILTER CONTROL
AND
AND
SHARPNESS
ADAPTIVE
AND
CHROMA
CHROMA
(SSAF)
(SSAF)
4:2:2
4:4:4
4:2:2
4:4:4
TO
TO
MACROVISION
CGMS
I
2
PORT
C MPU
POLATION
2 INTER-
LUMA
SSAF
ADV7196A
GENERATOR
SYNC
ADV7196A
DAC CONTROL
BLOCK
11-BIT+
11-BIT
11-BIT
SYNC
DAC
DAC
DAC
DAC A (Y)
DAC B
DAC C
V
RESET
COMP
REF

Related parts for ADV7196AKS

ADV7196AKS Summary of contents

Page 1

GENERAL DESCRIPTION The ADV7196A is a triple high-speed, digital-to-analog encoder on a single monolithic chip. It consists of three high-speed video D/A converters with TTL-compatible inputs registered trademark of Philips Corporation. Multiformat Progressive Scan/HDTV ...

Page 2

ADV7196A FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 ...

Page 3

ADAPTIVE FILTER GAIN AFG3 (AFG3)7– ...

Page 4

ADV7196A–SPECIFICATIONS (V AA 3.3 V SPECIFICATIONS ( unless otherwise noted.) Parameter STATIC PERFORMANCE Resolution (Each DAC) Integral Nonlinearity Differential Nonlinearity DIGITAL OUTPUTS Output High Voltage Output Low Voltage Three State Leakage Current ...

Page 5

V TIMING–SPECIFICATIONS P arameter 1 MPU PORT SCLOCK Frequency SCLOCK High Pulsewidth SCLOCK Low Pulsewidth Hold Time (Start Condition Setup Time (Start Condition Data Setup Time SDATA, SCLOCK Rise ...

Page 6

ADV7196A CLOCK PIXEL INPUT DATA t 11 CLOCK PIXEL INPUT DATA t 11 CLOCK PIXEL INPUT Cb0 DATA • • • • • • • • • ...

Page 7

HSYNC VSYNC A DV PIXEL DATA CLKCYCLES (525P) MIN CLKCYCLES (625P) MIN CLKCYCLES (1080I) MIN CLKCYCLES (720P) MIN t 3 SDA SCL t 2 ...

Page 8

... OUT Model Temperature Range ADV7196AKS 0°C to 70°C CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADV7196A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges ...

Page 9

Pin Mnemonic Input/Output 2–11 Y0–Y9 I 13, 52 GND G 14–23 Cr0–Cr9 I 24 CLKIN I 26, 33 AGND VSYNC TSYNC HSYNC ...

Page 10

ADV7196A FUNCTIONAL DESCRIPTION Digital Inputs The digital inputs of the ADV7196A are TTL compatible. 30-bit YCrCb or RGB pixel data in 4:4:4 format or 20-bit YCrCb pixel data in 4:2:2 format is latched into the device on the rising edge ...

Page 11

Input/Output Configuration Table I shows possible input/output configurations when using the ADV7196A. Table I. Input Format YCrCb Progressive Scan 4:2:2 4:4:4 YCrCb HDTV 4:2:2 4:4:4 RGB Progressive Scan 4:4:4 RGB HDTV 4:4:4 Async Timing Mode All Inputs 10 0 –10 ...

Page 12

ADV7196A A Logic “0” on the LSB of the first byte means that the master will write information to the peripheral. A Logic “1” on the LSB of the first byte means that the master will read information from the ...

Page 13

REGISTER PROGRAMMING The following section describes the functionality of each register. All registers can be read from as well as written to unless other- wise stated. Subaddress Register (SR7–SR0) The Communications Register is an eight bit write-only register. After the ...

Page 14

ADV7196A PROGRESSIVE SCAN MODE MODE REGISTER 0 MR0 (MR07–MR00) (Address (SR4–SR0) = 00H) Figure 16 shows the various operations under the control of Mode Register 0. MR0 BIT DESCRIPTION Output Standard Selection (MR00–MR01) These bits are used to select the ...

Page 15

Table II must be followed when programming the control sig- nals in Async Timing Mode. Table II. Truth Table SYNC TSYNC DV 1 –> 50% Point of Falling Edge of Tri-Level Horizontal Sync Signal, A ...

Page 16

ADV7196A MODE REGISTER 1 MR1 (MR17–MR10) (Address (SR4–SR0) = 01H) Figure 20 shows the various operations under the control of Mode Register 1. MR1 BIT DESCRIPTION Pixel Data Enable (MR10) When this bit is set to “0,” the pixel data ...

Page 17

MODE REGISTER 2 MR1 (MR27–MR20) (Address (SR4–SR0) = 02H) Figure 22 shows the various operations under the control of Mode Register 2. MR2 BIT DESCRIPTION Y Delay (MR20–MR22) This control bit delays the Y signal with respect to the falling ...

Page 18

ADV7196A MODE REGISTER 3 MR3 (MR37–MR30) (Address (SR4–SR0) = 03H) Figure 23 shows the various operations under the control of Mode Register 3. MR3 BIT DESCRIPTION HDTV Enable (MR30) When this bit is set to “1” the ADV7196A reverts to ...

Page 19

MR57 ADAPTIVE MODE CONTROL MR56 0 1 ADAPTIVE FILTER CONTROL MR57 0 DISABLE 1 ENABLE Color Output Swap (MR53) By default DAC B is configured as the Pr output and DAC C as the Pb output. In setting this bit ...

Page 20

ADV7196A The Table IV shows sample color values to be programmed into the color registers when Output Standard Selection is set to EIA-770.2 (MR01–00 = “00”) . Table IV. Sample Color Values for EIA 770.2 Output n Standard Selectio Sample ...

Page 21

FILTER GAIN FG (FG7–FG0) (Address (SR4–SR0) = 10H) Figure 34 shows the various operations under the control of the Filter Gain register . FG7 FG6 FG5 FG4 FG3 FG7–FG4 FILTER GAIN B 0000 0 0001 1 0010 2 0011 3 ...

Page 22

ADV7196A 300 GAMMA CORRECTION BLOCK OUTPUT TO A RAMP INPUT FOR VARIOUS GAMMA VALUES 250 SIGNAL OUTPUTS 200 0.3 0.5 150 100 1.5 1 100 150 LOCATION The gamma curves shown above are examples only, any ...

Page 23

ADAPTIVE FILTER GAIN 1 AFG1 (AFG1)7–0 (Address (SR5–SR0) = 22H) This 8-bit-wide register is used to program the gain applied to signals which lie above Adaptive Filter Threshold A but are smaller than Adaptive Filter Threshold B. Gain A and ...

Page 24

ADV7196A SHARPNESS FILTER AND ADAPTIVE FILTER APPLICATION EXAMPLES Sharpness Filter Application The sharpness filter can be used to enhance or attenuate the Y video output signal. The following register settings were used to achieve the results shown in the figures ...

Page 25

In toggling MR17 (Sharpness Filter Enable/Disable) and setting the Filter Gain register value to 99hex it can be seen that the line contours of the cross hatch pattern change their sharpness Adaptive Filter Control Application The figure below shows a ...

Page 26

ADV7196A HDTV MODE MODE REGISTER 0 MR0 (MR07–MR00) (Address (SR4–SR0) = 00H) Figure 50 shows the various operations under the control of Mode Register 0. HEXMR0 BIT DESCRIPTION Output Standard Selection (MR00–MR01) These bits are used to select the output ...

Page 27

MODE REGISTER 1 MR1 (MR17–MR10) (Address (SR4-SR0) = 01H) Figure 51 shows the various operations under the control of Mode Register 1. MR1 BIT DESCRIPTION Pixel Data Enable (MR10) When this bit is set to “0,” the pixel data input ...

Page 28

ADV7196A MODE REGISTER 2 MR1 (MR27–MR20) (Address (SR4–SR0) = 02H) Figure 53 shows the various operations under the control of Mode Register 2. MR2 BIT DESCRIPTION Y Delay (MR20–MR22) With these bits it is possible to delay the Y signal ...

Page 29

MODE REGISTER 4 MR4 (MR47–MR40) (Address (SR4–SR0) = 04H) Figure 55 shows the various operations under the control of Mode Register 4. MR4 BIT DESCRIPTION Timing Reset (MR40) Toggling MR40 from low to high and low again resets the inter- ...

Page 30

ADV7196A DAC TERMINATION AND LAYOUT CONSIDERATIONS Voltage Reference The ADV7196A contains an on-board voltage reference. The through a 0.1 µF capacitor V pin is normally terminated to V REF AA when the internal V is used. Alternatively, the ADV7196A REF ...

Page 31

DAC output traces on a PCB should be treated as transmission lines recommended that the DACs be placed as close as possible to the output connector, with the analog output traces being as short as possible (less than ...

Page 32

ADV7196A An optional analog reconstruction LPF might be required as an antialias filter if the ADV7196A is connected to a device that requires this filtering. The Eval ADV7196A/7EB evaluation board uses the ML6426 Microlinear IC, which provides buffering and low-pass ...

Page 33

INPUT CODE EIA-770.2, STANDARD FOR Y 940 ACTIVE VIDEO 64 EIA-770.2, STANDARD FORPr/Pb 960 ACTIVE VIDEO 512 64 INPUT CODE EIA-770.1, STANDARD FOR Y 940 ACTIVE VIDEO 64 EIA-770.1, STANDARD FORPr/Pb 960 ACTIVE 512 VIDEO 64 INPUT CODE EIA-770.3, STANDARD ...

Page 34

ADV7196A SMPTE293M ANALOG WAVEFORM EAV CODE INPUT PIXELS 4 CLOCK SAMPLE NUMBER 719 SMPTE274M ANALOG WAVEFORM EAV CODE F INPUT PIXELS F 4 CLOCK SAMPLE NUMBER 2112 ANCILLARY DATA (OPTIONAL 723 ...

Page 35

ACTIVE VIDEO 522 523 524 525 ACTIVE VIDEO 622 623 624 625 VERTICAL BLANKING INTERVAL 747 748 749 750 1 2 FIELD 1 1124 1125 1 2 FIELD 2 561 562 563 564 VERTICAL ...

Page 36

ADV7196A OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 52-Lead Plastic Quad Flatpack (MQFP) (S-52) 0.557 (14.15) 0.094 (2.39) 0.537 (13.65) 0.084 (2.13) 0.398 (10.11) 0.390 (9.91) 0.037 (0.95) 0.026 (0.65 PIN 1 SEATING PLANE TOP ...

Related keywords