NP8P128A13T1760E Micron Technology Inc, NP8P128A13T1760E Datasheet - Page 43
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
NP8P128A13T1760E
Manufacturer Part Number
NP8P128A13T1760E
Description
Manufacturer
Micron Technology Inc
Datasheet
1.NP8P128A13T1760E.pdf
(94 pages)
Specifications of NP8P128A13T1760E
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
NP8P128A13T1760E
Manufacturer:
TI
Quantity:
1 043
Company:
Part Number:
NP8P128A13T1760E
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Numonyx® Omneo™ P8P Datasheet
Table 6.
12.4
Note:
August 2010
316144-07
Memory organization (Continued)
Sector
SPI Instruction
Serial data input D is sampled on the first rising edge of Serial Clock (C) after Chip
Select (S#) is driven Low. Then, the one-byte instruction code must be shifted in to the
device, most significant bit first, on serial data input DQ0, each bit being latched on the
rising edges of Serial Clock (C).
The instruction set is listed in
Every instruction sequence starts with a one-byte instruction code. Depending on the
instruction, this might be followed by address bytes, or by data bytes, or by both or
none.
In the case of a read data bytes (READ), read data bytes at higher speed
(FAST_READ), read status register (RDSR) or read identification (RDID) instruction, the
shifted-in instruction sequence is followed by a data-out sequence. Chip Select (S#)
can be driven High after any bit of the data-out sequence is being shifted out.
In the case of a page program (PP), sector erase (SE), write status register (WRSR),
write enable (WREN), or write disable (WRDI), Chip Select (S#) must be driven High
exactly at a byte boundary, otherwise the instruction is rejected, and is not executed.
That is, Chip Select (S#) must driven High when the number of clock pulses after Chip
Select (S#) being driven Low is an exact multiple of eight.
All attempts to access the memory array during a write status register cycle, program
cycle erase cycle are ignored, and the internal write status register cycle, program
cycle, erase cycle continues unaffected.
Output Hi-Z is defined as the point where data out is no longer driven
68
67
66
65
64
880000
860000
840000
820000
800000
Address range
89FFFF
87FFFF
85FFFF
83FFFF
81FFFF
Table 20 on page
Sector
4
3
2
1
0
44.
080000
060000
040000
020000
000000
Address range
09FFFF
07FFFF
05FFFF
03FFFF
01FFFF
43