M393T2950CZ3-CCC Samsung Semiconductor, M393T2950CZ3-CCC Datasheet
M393T2950CZ3-CCC
Specifications of M393T2950CZ3-CCC
Related parts for M393T2950CZ3-CCC
M393T2950CZ3-CCC Summary of contents
Page 1
... RDIMM DDR2 Registered SDRAM MODULE 240pin Registered Module based on 512Mb C-die INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS " ...
Page 2
... M393T6553CZ3 / M393T6553CZA : 512MB(64Mx8 *9) Module 11.3 M393T2953CZ3 / M393T2953CZA : 1GB(64Mx8 *18) Module 11.4 M393T2953CZ3 / M393T2953CZA : 1GB(64Mx8 *18) Module 11.5 M393T2950CZ3 / M393T2950CZA : 1GB(128Mx4 *18) Module 11.6 M393T2950CZ3 / M393T2950CZA : 1GB(128Mx4 *18) Module 11.7 M393T5750CZ3 / M393T5750CZA : 2GB(128Mx4 *36) Module 11.8 M393T5750CZ3 / M393T5750CZA : 2GB(128Mx4 *36) Module 12.0 Input/Output Capacitance .......................................................................................................19 13.0 Electrical Characteristics & AC Timing for DDR2-800/667/533/400 .....................................19 13 ...
Page 3
RDIMM Revision History Revision Month Year 1.0 April 2005 1.1 July 2005 1.2 August 2005 1.3 March 2006 1.4 June 2006 1.5 July 2006 1.6 December 2006 1.7 March 2007 1.8 May 2007 - Initial Release - Revised the Ordering ...
Page 4
... DDR2 Registered DIMM Ordering Information Part Number Density M393T6553CZ3-CD5/CC 512MB M393T6553CZA-CF7/E6/D5/CC 512MB M393T2953CZ3-CD5/CC 1GB M393T2953CZA-CF7/E6/D5/CC 1GB M393T2950CZ3-CD5/CC 1GB M393T2950CZA-CF7/E6/D5/CC 1GB M393T5750CZ3-CD5/CC 2GB M393T5750CZA-CF7/E6/D5/CC 2GB Note : 1. “Z” of Part number(11th digit) stand for Lead-free products. 2. “3” of Part number(12th digit) stand for Dummy Pad PCB products. ...
Page 5
... Connect, RFU = Reserved for Future Use 1. RESET (Pin 18) is connected to both OE of PLL and Reset of register. 2. The TEST pin (Pin 102) is reserved for bus analysis probes and is not connected on normal memory modules (DIMMs) 3. NC/Err_Out ( Pin 55) and NC/Par_In (Pin 68) are optional function to check address and command parity. ...
Page 6
RDIMM 6.0 Input/Output Function Description Symbol Type CK0 Input Positive line of the differential pair of system clock inputs that drives input to the on-DIMM PLL. CK0 Input Negative line of the differential pair of system clock inputs that drives ...
Page 7
... RDIMM 7.0 Functional Block Diagram 7.1 512MB, 64Mx72 Module (M393T6553CZ3 / M393T6553CZA RS0 DQS0 DQS0 DM0/DQS9 NC/DQS9 DM/ NU/ CS DQS DQS RDQS RDQS DQ0 I/O 0 DQ1 I DQ2 I/O 2 DQ3 I/O 3 DQ4 I/O 4 DQ5 I/O 5 DQ6 I/O 6 DQ7 I/O 7 DQS1 DQS1 DM1/DQS10 NC/DQS10 DM/ ...
Page 8
... RDIMM 7.2 1GB, 128Mx72 Module (M393T2953CZ3 / M393T2953CZA ) (populated as 2 rank of x8 DDR2 SDRAMs) RS1 RS0 DQS0 DQS0 DM0/DQS9 NC/DQS9 DM/ NU/ CS DQS DQS RDQS RDQS DQ0 I/O 0 DQ1 D0 I/O 1 DQ2 I/O 2 DQ3 I/O 3 DQ4 I/O 4 DQ5 I/O 5 DQ6 I/O 6 DQ7 I/O 7 DQS1 ...
Page 9
... RDIMM 7.3 1GB, 128Mx72 Module (M393T2950CZ3 / M393T2950CZA ) (populated as 1 rank of x4 DDR2 SDRAMs) VSS RS0 DQS0 DQS0 DM CS DQS DQS DQ0 I/O 0 DQ1 I DQ2 I/O 2 DQ3 I/O 3 DQS1 DQS1 DM CS DQS DQS DQ8 I/O 0 DQ9 D1 I/O 1 DQ10 I/O 2 DQ11 I/O 3 DQS2 ...
Page 10
... RDIMM 7.4 2GB, 256Mx72 Module (M393T5750CZ3-CCC/D5, M393T5750CZA-CCC/D5/E6) (populated as 2 rank of x4 DDR2 SDRAMs) VSS RS1 RS0 DQS0 DQS0 DM CS DQS DQS DM/ CS DQS DQS DQ0 I/O 0 I/O 0 DQ1 I I/O 1 DQ2 I/O 2 I/O 2 DQ3 I/O 3 I/O 3 DQS1 DQS1 DM CS DQS DQS DM/ ...
Page 11
... RDIMM 7.5 2GB, 256Mx72 Module (M393T5750CZA-CF7) (populated as 2 rank of x4 DDR2 SDRAMs) VSS RS1 RS0 DQS0 DQS0 DM CS DQS DQS DM/ CS DQS DQS DQ0 I/O 0 I/O 0 DQ1 I I/O 1 D18 DQ2 I/O 2 I/O 2 DQ3 I/O 3 I/O 3 DQS1 DQS1 DM CS DQS DQS DM/ ...
Page 12
RDIMM 8.0 Absolute Maximum DC Ratings Symbol Parameter Voltage on V pin relative Voltage on V pin relative DDQ DDQ Voltage on V pin relative DDL DDL Voltage on ...
Page 13
RDIMM 9.2 Operating Temperature Condition Symbol TOPER Operating Temperature Note : 1. Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51.2 standard ...
Page 14
RDIMM 10.0 IDD Specification Parameters Definition (IDD values are for full operating range of Voltage and Temperature) Symbol Operating one bank active-precharge current CK(IDD RC(IDD), t RAS = t RASmin(IDD); CKE is ...
Page 15
... IDD2N IDD3P-F IDD3P-S IDD3N IDD4W IDD4R IDD5B IDD6* IDD7 * IDD6 : Not count Register and PLL current ** Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap. E6(667@CL=5) D5(533@CL=4) 900 765 990 900 72 72 315 315 ...
Page 16
... IDD2N IDD3P-F IDD3P-S IDD3N IDD4W IDD4R IDD5B IDD6* IDD7 * IDD6 : Not count Register and PLL current ** Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap. E6(667@CL=5) D5(533@CL=4) 1,260 1,125 1,350 1,260 144 144 630 ...
Page 17
... IDD4W 2,610 IDD4R 2,700 IDD5B 2,700 IDD6 144 IDD7 4,500 * Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap. 11.6 M393T2950CZ3 / M393T2950CZA : 1GB(128Mx4 *18) Module Symbol F7(800@CL=6) IDD0 2,400 IDD1 2,660 IDD2P 784 IDD2Q 1,340 ...
Page 18
... IDD4R 4,510 IDD5B 4,640 IDD6* 288 IDD7 6,930 * IDD6 : Not count Register and PLL current ** Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap. E6(667@CL=5) D5(533@CL=4) 2,250 2,070 2,520 2,340 288 288 1,260 ...
Page 19
... DDR2-667(E6 max min max min - 3. 70000 45 70000 DDR2 SDRAM (VDD=1.8V, VDDQ=1.8V, TA=25 Max Min Max Min M393T2950CZ3 M393T5750CZ3 M393T2950CZA M393T5750CZA 512Mb 1Gb 2Gb 75 105 127.5 195 7.8 7.8 7.8 7.8 3.9 3.9 3.9 3.9 DDR2-533(D5) DDR2-400(CC max min max 5 ...
Page 20
RDIMM 13.3 Timing Parameters by Speed Grade Symbol Parameter DQ output access time from CK/CK tAC DQS output access time from CK/CK tDQSCK CK high-level width tCH CK low-level width tCL CK half period tHP Clock cycle time, CL=x tCK ...
Page 21
RDIMM Symbol Parameter Exit active power down to read command tXARD Exit active power down to read command tXARDS (slow exit, lower power) CKE minimum pulse width tCKE (high and low pulse width) ODT turn-on delay tAOND ODT turn-on tAON ...
Page 22
... RDIMM 14.0 Physical Dimensions 14.1 64Mbx8 based 64Mx72 Module (1 Rank) 63.00 5.00 4.00 2.50 1.50±0.10 Detail A The used device is 64M x8 DDR2 SDRAM, FBGA. DDR2 SDRAM Part NO : K4T51083QC - M393T6553CZ3 / M393T6553CZA 133.35 PLL A B 4.00 0.80±0.05 3.80 1.00 Detail DDR2 SDRAM Units : Millimeters 2 ...
Page 23
... RDIMM 14.2 64Mbx8/128Mbx4 based 128Mx72 Module (2/1 Ranks) - M393T2953CZ3 / M393T2953CZA / M393T2950CZ3 / M393T2950CZA 63.00 5.00 4.00 2.50 1.50±0.10 Detail A The used device is 64M x8 / 128M x4 DDR2 SDRAM, FBGA. DDR2 SDRAM Part NO : K4T51083QC / K4T51043QC 133.35 PLL A B 55.00 4.00 0.80±0.05 3.80 0.20 1 ...
Page 24
... RDIMM 14.3 128Mbx4 based 256Mx72 Module (2 Ranks) 63.00 5.00 4.00 2.50 1.50±0.10 Detail A The used device is 128M x4 DDR2 SDRAM, FBGA. DDR2 SDRAM Part NO : K4T51043QC - M393T5750CZ3 / M393T5750CZA 133.35 PLL A B 55.00 4.00 0.80±0.05 3.80 0.20 1.00 Detail DDR2 SDRAM Units : Millimeters 4 ...
Page 25
RDIMM 15.0 240 Pin DDR2 Registered DIMM Clock Topology CK0 120 ohms CK0 120 ohms C Note : 1. The clock delay from the input of the PLL clock to the input of any DDR2 SDRAM or register will be ...