AM53CF96KC/W AMD (ADVANCED MICRO DEVICES), AM53CF96KC/W Datasheet - Page 22

• Manufacturer Part Number: AM53CF96KC/W
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of AM53CF96KC/W

• Lead Free Status / RoHS Status: Not Compliant

Interrupt Status Register (05H) Read
The Interrupt Status Register (INSTREG) will indicate
the reason for the interrupt. This register is used with the
Status Register (STATREG) and Internal State Register
(ISREG) to determine the reason for the interrupt.
Reading the INSTREG will clear all three registers.
Therefore the Status Register (STATREG) and Internal
State Register (ISREG) should be examined prior to
reading the INSTREG.
INSTREG – Bit 7 – SRST – SCSI Reset
The SRST bit will be set if a SCSI Reset is detected and
SCSI reset reporting is enabled via the DISR (bit 6) of
Control Register One (CNTLREG1).
INSTREG – Bit 6 – ICMD – Invalid Command
The ICMD bit will be set if the device detects an illegal
command code. This bit is also set if a command code is
detected from a mode that is different from the mode the
device is currently in. Once this bit is set, and invalid
command interrupt will be generated.
INSTREG – Bit 5 – DIS – Disconnected
The DIS bit can be set in the Target or the Initiator mode
when the device disconnects from the SCSI bus. In the
Target mode this bit will be set if a Terminate or a Com-
mand Complete steps causes the device to disconnect
from the SCSI bus. In the Initiator mode this bit will be
set if the Target disconnects; while in Idle mode, this bit
will be set if a selection or reselection timeout occurs.
INSTREG – Bit 4 – SR – Service Request
The SR bit can be set in the Target or the Initiator mode
when another device on the SCSI bus has a service
22
AMD
Interrupt Status Register
INSTREG
SRST
7
0
ICMD
6
0
DIS
5
0
Am53CF94/Am53CF96
SR
4
0
SO
3
0
RESEL
2
0
request. In the Target mode this bit will be set when the
Initiator asserts the ATN signal. In the Initiator mode this
bit is set when a Command Steps Successfully Com-
pleted Command is issued.
INSTREG – Bit 3 – SO – Successful Operation
The SO bit can be set in the Target or the Initiator mode
when an operation has successfully completed. In the
Target mode this bit will be set when any Target or Idle
state command is completed. In the Initiator mode this
bit is set after a Target has been successfully selected,
after a command has successfully completed and after
an information transfer command when the Target
requests a Message In phase.
INSTREG – Bit 2 – RESEL – Reselected
The RESEL bit is set at the end of the reselection phase
indicating that the device has been reselected as an
Initiator.
INSTREG – Bit 1 – SELA – Selected with Attention
The SELA bit is set at the end of the selection phase indi-
cating that the device has been selected as a Target by
the Initiator and that the ATN signal was active during
the selection.
INSTREG – Bit 0 – SEL – Selected
The SEL bit is set at the end of the selection phase indi-
cating that the device has been selected as a Target by
the Initiator and that the ATN signal was inactive during
the selection.
SELA
1
0
Address: 05h
Type: READ
SEL
0
0
Selected
Selected with Attention
Disconnected
Invalid Command
SCSI Reset
Reselected
Successful Operation
Service Request
17348B-22