MT48LC64M8A2TG-7E:C TR Micron Technology Inc, MT48LC64M8A2TG-7E:C TR Datasheet - Page 23
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT48LC64M8A2TG-7E:C TR
Manufacturer Part Number
MT48LC64M8A2TG-7E:C TR
Description
Manufacturer
Micron Technology Inc
Type
SDRAMr
Datasheet
1.MT48LC64M8A2TG-7EC_TR.pdf
(68 pages)
Specifications of MT48LC64M8A2TG-7E:C TR
Organization
64Mx8
Density
512Mb
Address Bus
15b
Access Time (max)
5.4ns
Maximum Clock Rate
133MHz
Operating Supply Voltage (typ)
3.3V
Package Type
TSOP-II
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Supply Current
125mA
Pin Count
54
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Not Compliant
Figure 11:
PDF: 09005aef809bf8f3/Source: 09005aef80818a4a
512MbSDRAM.fm - Rev. L 10/07 EN
Consecutive READ Bursts
Note:
COMMAND
COMMAND
ADDRESS
ADDRESS
Each READ command may be to any bank. DQM is LOW.
CLK
CLK
DQ
DQ
BANK,
T0
BANK,
T0
COL n
COL n
READ
READ
CL = 2
T1
T1
NOP
NOP
CL = 3
T2
T2
NOP
NOP
23
D
OUT
n
T3
T3
NOP
NOP
n + 1
D
D
Micron Technology, Inc., reserves the right to change products or specifications without notice.
OUT
OUT
n
Transitioning Data
T4
BANK,
T4
BANK,
READ
COL b
READ
COL b
x = 1 cycle
n + 2
n + 1
D
D
OUT
OUT
x = 2 cycles
T5
T5
NOP
NOP
512Mb: x4, x8, x16 SDRAM
n + 2
n + 3
D
D
OUT
OUT
T6
T6
NOP
NOP
n + 3
D
D
©2000 Micron Technology, Inc. All rights reserved.
OUT
OUT
b
Don’t Care
T7
NOP
D
OUT
b
Operations