LFE3-150EA-6FN672I Lattice, LFE3-150EA-6FN672I Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFE3-150EA-6FN672I
Manufacturer Part Number
LFE3-150EA-6FN672I
Description
IC FPGA 149KLUTS 380I/O 672FPBGA
Manufacturer
Lattice
Datasheet
1.LFE3-150EA-7FN672C.pdf
(136 pages)
Specifications of LFE3-150EA-6FN672I
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
7014400
Number Of I /o
380
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
*
Operating Temperature
-40°C ~ 100°C
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
220-1100
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE3-150EA-6FN672I
Manufacturer:
LATTICE
Quantity:
3
Company:
Part Number:
LFE3-150EA-6FN672I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LFE3-150EA-6FN672ITW
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Programmable I/O Cells (PIC)
Each PIC contains two PIOs connected to their respective sysI/O buffers as shown in Figure 2-32. The PIO Block
supplies the output data (DO) and the tri-state control signal (TO) to the sysI/O buffer and receives input from the
buffer. Table 2-11 provides the PIO signal list.
Figure 2-32. PIC Diagram
ECLK1, ECLK2
* Signals are available on left/right/top edges only.
** Signals are available on the left and right sides only
*** Selected PIO.
DYNDEL[7:0]
DCNTL[5:0]
ONEGA**
ONEGB**
PRMDET
DEL[3:0]
ONEGB
OPOSA
OPOSB
ECLK1
ECLK2
GSRN
READ
SCLK
SCLK
INDD
INCK
DQSI
LSR
INB
IPB
INA
IPA
CE
TS
Control
Muxes
CEOT
GSR
CLK
LSR
CEI
I/Os in a DQS-12 Group, Except DQSN (Complement of DQS) I/Os
(One per DQS Group of 12 I/Os)***
DQS Control Block
Read Control
Write Control
2-31
DDRCLKPOL*
PIOA
ECLKDQSR*
Register
Register
Tristate
Register
Output
Block
Block
Block
PIOB
DDRLAT*
DQCLK0*
DQCLK1*
(ISI)
Input
DQSW*
IOLD0
IOLT0
DI
LatticeECP3 Family Data Sheet
Buffer
sysIO
PADB
PADA
“C”
“T”
Architecture